mirror of
https://sourceware.org/git/glibc.git
synced 2024-12-04 19:00:09 +00:00
cac626d60a
This patch add a optimized finite/finitef implementation for POWER8 using the new Move From VSR Doubleword instruction to gains some cycles from FP to GRP register move. |
||
---|---|---|
.. | ||
fpu | ||
multiarch | ||
Implies |