mirror of
https://sourceware.org/git/glibc.git
synced 2024-11-19 03:20:05 +00:00
109 lines
3.2 KiB
ArmAsm
109 lines
3.2 KiB
ArmAsm
/* Copyright (C) 2002 Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
Contributed by Martin Schwidefsky (schwidefsky@de.ibm.com).
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with the GNU C Library; if not, write to the Free
|
|
Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
|
|
02111-1307 USA. */
|
|
|
|
#include <sysdep.h>
|
|
#include <features.h>
|
|
|
|
#include "ucontext_i.h"
|
|
|
|
/* __swapcontext (ucontext_t *oucp, const ucontext_t *ucp)
|
|
|
|
Saves the machine context in oucp such that when it is activated,
|
|
it appears as if __swapcontextt() returned again, restores the
|
|
machine context in ucp and thereby resumes execution in that
|
|
context.
|
|
|
|
This implementation is intended to be used for *synchronous* context
|
|
switches only. Therefore, it does not have to save anything
|
|
other than the PRESERVED state. */
|
|
|
|
ENTRY(__swapcontext)
|
|
lgr %r1,%r2
|
|
lgr %r5,%r3
|
|
|
|
/* sigprocmask (SIG_BLOCK, NULL, &sc->sc_mask). */
|
|
la %r2,SIG_BLOCK
|
|
slgr %r3,%r3
|
|
la %r4,SC_MASK(%r1)
|
|
svc SYS_ify(rt_sigprocmask)
|
|
|
|
/* Store fpu context. */
|
|
stfpc SC_FPC(%r1)
|
|
std %f0,SC_FPRS(%r1)
|
|
std %f1,SC_FPRS+8(%r1)
|
|
std %f2,SC_FPRS+16(%r1)
|
|
std %f3,SC_FPRS+24(%r1)
|
|
std %f4,SC_FPRS+32(%r1)
|
|
std %f5,SC_FPRS+40(%r1)
|
|
std %f6,SC_FPRS+48(%r1)
|
|
std %f7,SC_FPRS+56(%r1)
|
|
std %f8,SC_FPRS+64(%r1)
|
|
std %f9,SC_FPRS+72(%r1)
|
|
std %f10,SC_FPRS+80(%r1)
|
|
std %f11,SC_FPRS+88(%r1)
|
|
std %f12,SC_FPRS+96(%r1)
|
|
std %f13,SC_FPRS+104(%r1)
|
|
std %f14,SC_FPRS+112(%r1)
|
|
std %f15,SC_FPRS+120(%r1)
|
|
|
|
/* Set __swapcontext return value to 0. */
|
|
slgr %r2,%r2
|
|
|
|
/* Store access registers. */
|
|
stam %a0,%a15,SC_ACRS(%r1)
|
|
|
|
/* Store general purpose registers. */
|
|
stmg %r0,%r15,SC_GPRS(%r1)
|
|
|
|
/* sigprocmask (SIG_SETMASK, &sc->sc_mask, NULL). */
|
|
la %r2,SIG_BLOCK
|
|
la %r3,SC_MASK(%r5)
|
|
slgr %r4,%r4
|
|
svc SYS_ify(rt_sigprocmask)
|
|
|
|
/* Load fpu context. */
|
|
lfpc SC_FPC(%r5)
|
|
ld %f0,SC_FPRS(%r5)
|
|
ld %f1,SC_FPRS+8(%r5)
|
|
ld %f2,SC_FPRS+16(%r5)
|
|
ld %f3,SC_FPRS+24(%r5)
|
|
ld %f4,SC_FPRS+32(%r5)
|
|
ld %f5,SC_FPRS+40(%r5)
|
|
ld %f6,SC_FPRS+48(%r5)
|
|
ld %f7,SC_FPRS+56(%r5)
|
|
ld %f8,SC_FPRS+64(%r5)
|
|
ld %f9,SC_FPRS+72(%r5)
|
|
ld %f10,SC_FPRS+80(%r5)
|
|
ld %f11,SC_FPRS+88(%r5)
|
|
ld %f12,SC_FPRS+96(%r5)
|
|
ld %f13,SC_FPRS+104(%r5)
|
|
ld %f14,SC_FPRS+112(%r5)
|
|
ld %f15,SC_FPRS+120(%r5)
|
|
|
|
/* Don't touch %a0 and %a1, used for thread purposes. */
|
|
lam %a2,%a15,SC_ACRS+8(%r5)
|
|
|
|
/* Load general purpose registers. */
|
|
lmg %r0,%r15,SC_GPRS(%r5)
|
|
|
|
/* Return. */
|
|
br %r14
|
|
END(__swapcontext)
|
|
weak_alias(__swapcontext, swapcontext)
|