mirror of
https://sourceware.org/git/glibc.git
synced 2024-11-18 11:00:07 +00:00
c9efbeda6f
2003-04-08 Alexandre Oliva <aoliva@redhat.com> * sysdeps/mips/sys/regdef.h (t4,t5,t6,t7): Renamed to t0..t3 on NewABI. (ta0, ta1, ta2, ta3): Defined to t4..t7 on o32, and a4..a7 on NewABI. * sysdeps/mips/mips64/memcpy.S: Adjust register naming conventions. * sysdeps/mips/mips64/memset.S: Likewise. * sysdeps/unix/mips/sysdep.S (__syscall_error) [_LIBC_REENTRANT]: Use t0 instead of t4 as temporary.
81 lines
2.5 KiB
C
81 lines
2.5 KiB
C
/* Copyright (C) 1997, 1998, 2002, 2003 Free Software Foundation, Inc.
|
|
This file is part of the GNU C Library.
|
|
Contributed by Ralf Baechle <ralf@gnu.org>.
|
|
|
|
The GNU C Library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
The GNU C Library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with the GNU C Library; if not, write to the Free
|
|
Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
|
|
02111-1307 USA. */
|
|
|
|
#ifndef _SYS_REGDEF_H
|
|
#define _SYS_REGDEF_H
|
|
|
|
/*
|
|
* Symbolic register names for 32 bit ABI
|
|
*/
|
|
#define zero $0 /* wired zero */
|
|
#define AT $1 /* assembler temp - uppercase because of ".set at" */
|
|
#define v0 $2 /* return value */
|
|
#define v1 $3
|
|
#define a0 $4 /* argument registers */
|
|
#define a1 $5
|
|
#define a2 $6
|
|
#define a3 $7
|
|
#if _MIPS_SIM != _MIPS_SIM_ABI32
|
|
#define a4 $8
|
|
#define a5 $9
|
|
#define a6 $10
|
|
#define a7 $11
|
|
#define t0 $12
|
|
#define t1 $13
|
|
#define t2 $14
|
|
#define t3 $15
|
|
#define ta0 a4
|
|
#define ta1 a5
|
|
#define ta2 a6
|
|
#define ta3 a7
|
|
#else /* if _MIPS_SIM == _MIPS_SIM_ABI32 */
|
|
#define t0 $8 /* caller saved */
|
|
#define t1 $9
|
|
#define t2 $10
|
|
#define t3 $11
|
|
#define t4 $12
|
|
#define t5 $13
|
|
#define t6 $14
|
|
#define t7 $15
|
|
#define ta0 t4
|
|
#define ta1 t5
|
|
#define ta2 t6
|
|
#define ta3 t7
|
|
#endif /* _MIPS_SIM == _MIPS_SIM_ABI32 */
|
|
#define s0 $16 /* callee saved */
|
|
#define s1 $17
|
|
#define s2 $18
|
|
#define s3 $19
|
|
#define s4 $20
|
|
#define s5 $21
|
|
#define s6 $22
|
|
#define s7 $23
|
|
#define t8 $24 /* caller saved */
|
|
#define t9 $25
|
|
#define jp $25 /* PIC jump register */
|
|
#define k0 $26 /* kernel scratch */
|
|
#define k1 $27
|
|
#define gp $28 /* global pointer */
|
|
#define sp $29 /* stack pointer */
|
|
#define fp $30 /* frame pointer */
|
|
#define s8 $30 /* same like fp! */
|
|
#define ra $31 /* return address */
|
|
|
|
#endif /* _SYS_REGDEF_H */
|