Add Integrity ARMv8 detection
Change-Id: I352c9b16077011aad1175e31ffaadfa44d2403ea Reviewed-by: Nikola Velinov <nvelinov@ghs.com> Reviewed-by: Laszlo Agocs <laszlo.agocs@qt.io> Reviewed-by: Thiago Macieira <thiago.macieira@intel.com>
This commit is contained in:
parent
aea4e3823d
commit
5a01b58665
@ -94,8 +94,8 @@
|
||||
ARM is bi-endian, detect using __ARMEL__ or __ARMEB__, falling back to
|
||||
auto-detection implemented below.
|
||||
*/
|
||||
#if defined(__arm__) || defined(__TARGET_ARCH_ARM) || defined(_M_ARM) || defined(__aarch64__)
|
||||
# if defined(__aarch64__)
|
||||
#if defined(__arm__) || defined(__TARGET_ARCH_ARM) || defined(_M_ARM) || defined(__aarch64__) || defined(__ARM64__)
|
||||
# if defined(__aarch64__) || defined(__ARM64__)
|
||||
# define Q_PROCESSOR_ARM_64
|
||||
# define Q_PROCESSOR_WORDSIZE 8
|
||||
# else
|
||||
@ -109,7 +109,8 @@
|
||||
# define Q_PROCESSOR_ARM _M_ARM
|
||||
# elif defined(__ARM64_ARCH_8__) \
|
||||
|| defined(__aarch64__) \
|
||||
|| defined(__CORE_CORTEXAV8__) // GHS-specific for INTEGRITY
|
||||
|| defined(__ARMv8__) \
|
||||
|| defined(__ARMv8_A__)
|
||||
# define Q_PROCESSOR_ARM 8
|
||||
# elif defined(__ARM_ARCH_7__) \
|
||||
|| defined(__ARM_ARCH_7A__) \
|
||||
@ -117,7 +118,7 @@
|
||||
|| defined(__ARM_ARCH_7M__) \
|
||||
|| defined(__ARM_ARCH_7S__) \
|
||||
|| defined(_ARM_ARCH_7) \
|
||||
|| defined(__CORE_CORTEXA__) // GHS-specific for INTEGRITY
|
||||
|| defined(__CORE_CORTEXA__)
|
||||
# define Q_PROCESSOR_ARM 7
|
||||
# elif defined(__ARM_ARCH_6__) \
|
||||
|| defined(__ARM_ARCH_6J__) \
|
||||
|
Loading…
Reference in New Issue
Block a user