AuroraMiddleware/qt5base-lts
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add GHS toolchain architecture macros.

Browse Source 
Change-Id: I4967451d52443a5f301b3706bcbbc2713ae70942
Reviewed-by: Thiago Macieira <thiago.macieira@intel.com>
This commit is contained in:
Rolland Dudemaine 2015-10-27 02:05:43 +01:00 committed by Thiago Macieira
parent c0b912efd9
commit bb7deb69c8
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
src/corelib/global/qprocessordetection.h
View File

@ -109,7 +109,8 @@
|| defined(__ARM_ARCH_7S__) \ || defined(__ARM_ARCH_7S__) \
|| defined(_ARM_ARCH_7) \ || defined(_ARM_ARCH_7) \
|| (defined(__TARGET_ARCH_ARM) && __TARGET_ARCH_ARM-0 >= 7) \ || (defined(__TARGET_ARCH_ARM) && __TARGET_ARCH_ARM-0 >= 7) \
|| (defined(_M_ARM) && _M_ARM-0 >= 7) || (defined(_M_ARM) && _M_ARM-0 >= 7) \
|| (defined(__ARMv7__))
# define Q_PROCESSOR_ARM_V7 # define Q_PROCESSOR_ARM_V7
# define Q_PROCESSOR_ARM_V6 # define Q_PROCESSOR_ARM_V6
# define Q_PROCESSOR_ARM_V5 # define Q_PROCESSOR_ARM_V5
@ -178,11 +179,11 @@
# if defined(_M_IX86) # if defined(_M_IX86)
# define Q_PROCESSOR_X86 (_M_IX86/100) # define Q_PROCESSOR_X86 (_M_IX86/100)
# elif defined(__i686__) || defined(__athlon__) || defined(__SSE__) # elif defined(__i686__) || defined(__athlon__) || defined(__SSE__) || defined(__pentiumpro__)
# define Q_PROCESSOR_X86 6 # define Q_PROCESSOR_X86 6
# elif defined(__i586__) || defined(__k6__) # elif defined(__i586__) || defined(__k6__) || defined(__pentium__)
# define Q_PROCESSOR_X86 5 # define Q_PROCESSOR_X86 5
# elif defined(__i486__) # elif defined(__i486__) || defined(__80486__)
# define Q_PROCESSOR_X86 4 # define Q_PROCESSOR_X86 4
# else # else
# define Q_PROCESSOR_X86 3 # define Q_PROCESSOR_X86 3