AuroraMiddleware/qt5base-lts
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Use intrinsics for GHS toolchain for CPU feature detection.

Browse Source 
cpuid and cpuidex are available as intrinsics, but the GNU-style
assembly is needed for xgetbv.

Change-Id: Ib9f280ac6b69b7ffb9c39289b52fa4af5e2de9ba
Reviewed-by: Thiago Macieira <thiago.macieira@intel.com>
This commit is contained in:
Rolland Dudemaine 2015-10-27 02:24:23 +01:00 committed by Thiago Macieira
parent 012e4b81fa
commit c0b912efd9
1 changed files with 26 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
src/corelib/tools/qsimd.cpp
View File

@ -68,6 +68,8 @@
// copied from <linux/auxvec.h> // copied from <linux/auxvec.h>
#define AT_HWCAP 16 /* arch dependent hints at CPU capabilities */ #define AT_HWCAP 16 /* arch dependent hints at CPU capabilities */
#elif defined(Q_CC_GHS)
#include <INTEGRITY_types.h>
#endif #endif
QT_BEGIN_NAMESPACE QT_BEGIN_NAMESPACE
@ -179,6 +181,10 @@ static int maxBasicCpuidSupported()
int info[4]; int info[4];
__cpuid(info, 0); __cpuid(info, 0);
return info[0]; return info[0];
#elif defined(Q_CC_GHS)
unsigned int info[4];
__CPUID(0, info);
return info[0];
#else #else
return 0; return 0;
#endif #endif
@ -198,6 +204,11 @@ static void cpuidFeatures01(uint &ecx, uint &edx)
__cpuid(info, 1); __cpuid(info, 1);
ecx = info[2]; ecx = info[2];
edx = info[3]; edx = info[3];
#elif defined(Q_CC_GHS)
unsigned int info[4];
__CPUID(1, info);
ecx = info[2];
edx = info[3];
#endif #endif
} }
@ -223,6 +234,11 @@ static void cpuidFeatures07_00(uint &ebx, uint &ecx)
__cpuidex(info, 7, 0); __cpuidex(info, 7, 0);
ebx = info[1]; ebx = info[1];
ecx = info[2]; ecx = info[2];
#elif defined(Q_CC_GHS)
unsigned int info[4];
__CPUIDEX(7, 0, info);
ebx = info[1];
ecx = info[2];
#endif #endif
} }
@ -232,7 +248,7 @@ inline quint64 _xgetbv(__int64) { return 0; }
#endif #endif
static void xgetbv(uint in, uint &eax, uint &edx) static void xgetbv(uint in, uint &eax, uint &edx)
{ {
#if defined(Q_CC_GNU) #if defined(Q_CC_GNU) || defined(Q_CC_GHS)
asm (".byte 0x0F, 0x01, 0xD0" // xgetbv instruction asm (".byte 0x0F, 0x01, 0xD0" // xgetbv instruction
: "=a" (eax), "=d" (edx) : "=a" (eax), "=d" (edx)
: "c" (in)); : "c" (in));
@ -638,6 +654,15 @@ int ffsll(quint64 i)
#endif #endif
#elif defined(Q_OS_ANDROID) || defined(Q_OS_QNX) || defined(Q_OS_OSX) #elif defined(Q_OS_ANDROID) || defined(Q_OS_QNX) || defined(Q_OS_OSX)
# define ffsll __builtin_ffsll # define ffsll __builtin_ffsll
#elif defined(Q_OS_INTEGRITY)
int ffsll(quint64 i)
{
unsigned long result;
result = __CLZ32(i);
if (!result)
result = 32 + __CLZ32(i >> 32);
return result;
}
#endif #endif
#ifdef Q_ATOMIC_INT64_IS_SUPPORTED #ifdef Q_ATOMIC_INT64_IS_SUPPORTED