e9dcbfdaa1
This code intentionally mixes half4s and float4s everywhere. Before http://review.skia.org/435916 landed, this resulted in a compile error. Change-Id: I852fef6ee99a8b78623e0e9ddeee2ad84a8c0504 Reviewed-on: https://skia-review.googlesource.com/c/skia/+/436058 Commit-Queue: John Stiles <johnstiles@google.com> Commit-Queue: Brian Osman <brianosman@google.com> Auto-Submit: John Stiles <johnstiles@google.com> Reviewed-by: Brian Osman <brianosman@google.com>
11 lines
220 B
Plaintext
11 lines
220 B
Plaintext
4 registers, 8 instructions:
|
|
0 r0 = uniform32 ptr0 4
|
|
1 r1 = uniform32 ptr0 8
|
|
2 r2 = uniform32 ptr0 C
|
|
3 r3 = uniform32 ptr0 10
|
|
loop:
|
|
4 store32 ptr1 r0
|
|
5 store32 ptr2 r1
|
|
6 store32 ptr3 r2
|
|
7 store32 ptr4 r3
|