This website requires JavaScript.
ReeceSX
Explore
Aurora
Register
Sign In
AuroraMiddleware
/
v8
Watch
1
Star
0
Fork
0
You've already forked v8
Code
Issues
2
Pull Requests
Releases
Wiki
Activity
f0c353f631
v8
/
RISCV_OWNERS
5 lines
81 B
Plaintext
Raw
Normal View
History
Unescape
Escape
Add RISC-V backend This very large changeset adds support for RISC-V. Bug: v8:10991 Change-Id: Ic997c94cc12bba6881bc208e66526f423dd0679c Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2571344 Commit-Queue: Brice Dobry <brice.dobry@futurewei.com> Commit-Queue: Georg Neis <neis@chromium.org> Reviewed-by: Georg Neis <neis@chromium.org> Reviewed-by: Hannes Payer <hpayer@chromium.org> Reviewed-by: Michael Achenbach <machenbach@chromium.org> Reviewed-by: Michael Stanton <mvstanton@chromium.org> Cr-Commit-Position: refs/heads/master@{#72598}
2021-02-09 16:11:55 +00:00
brice.dobry@futurewei.com
peng.w@rioslab.org
[riscv64] Change one of the owners for RISCV. Change-Id: I34d31032b8f1704ddea6334398a4ff2198cc192d Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2822631 Reviewed-by: Brice Dobry <brice.dobry@futurewei.com> Reviewed-by: Hannes Payer <hpayer@chromium.org> Commit-Queue: Brice Dobry <brice.dobry@futurewei.com> Cr-Commit-Position: refs/heads/master@{#74069}
2021-04-13 03:17:53 +00:00
qiuji@iscas.ac.cn
Add Lu Yahan to RISC-V owners list Lu Yahan is a key contributor to the RISC-V target and I would like to add him to the owners list so that he can approve changes in Gerrit. Change-Id: I017fb2ef20320887959e9830fb63e05df121c7b9 Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/3145370 Reviewed-by: Ji Qiu <qiuji@iscas.ac.cn> Reviewed-by: Hannes Payer <hpayer@chromium.org> Commit-Queue: Brice Dobry <brice.dobry@futurewei.com> Cr-Commit-Position: refs/heads/main@{#76800}
2021-09-07 13:23:39 +00:00
yahan@iscas.ac.cn
Reference in New Issue
Copy Permalink