AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

MIPS64: [turbofan] Initial support for Switch.

Browse Source 
Port feb2890711

Original commit message:
Adds Switch and Case operators to TurboFan and handles them
appropriately in instruction selection and code generation.

BUG=

Review URL: https://codereview.chromium.org/932683002

Cr-Commit-Position: refs/heads/master@{#26699}
This commit is contained in:
balazs.kilvady 2015-02-17 08:19:32 -08:00 committed by Commit bot
parent f55242948e
commit 24026a9944
1 changed files with 35 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

35
src/compiler/mips64/code-generator-mips64.cc
View File

@ -428,6 +428,9 @@ void CodeGenerator::AssembleArchInstruction(Instruction* instr) {
case kArchJmp:
AssembleArchJump(i.InputRpo(0));
break;
case kArchSwitch:
AssembleArchSwitch(instr);
break;
case kArchNop:
// don't emit code for nops.
break;
@ -916,6 +919,32 @@ void CodeGenerator::AssembleArchJump(BasicBlock::RpoNumber target) {
}
void CodeGenerator::AssembleArchSwitch(Instruction* instr) {
MipsOperandConverter i(this, instr);
int const kNumLabels = static_cast<int>(instr->InputCount() - 1);
v8::internal::Assembler::BlockTrampolinePoolScope block_trampoline_pool(
masm());
Label here;
// Ensure that dd-ed labels goes to 8 byte aligned addresses.
if ((masm()->pc_offset() & 7) == 0) {
__ nop();
}
__ bal(&here);
__ nop(); // Branch delay slot nop.
__ bind(&here);
__ dsll(at, i.InputRegister(0), 3);
__ daddu(at, at, ra);
__ ld(at, MemOperand(at, 5 * v8::internal::Assembler::kInstrSize));
__ jr(at);
__ nop(); // Branch delay slot nop.
for (int index = 0; index < kNumLabels; ++index) {
__ dd(GetLabel(i.InputRpo(index + 1)));
}
}
// Assembles boolean materializations after an instruction.
void CodeGenerator::AssembleArchBoolean(Instruction* instr,
FlagsCondition condition) {
@ -1283,6 +1312,12 @@ void CodeGenerator::AssembleSwap(InstructionOperand* source,
}
void CodeGenerator::AssembleJumpTable(Label** targets, size_t target_count) {
// On 64-bit MIPS we emit the jump tables inline.
UNREACHABLE();
}
void CodeGenerator::AddNopForSmiCodeInlining() {
// Unused on 32-bit ARM. Still exists on 64-bit arm.
// TODO(plind): Unclear when this is called now. Understand, fix if needed.