AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

[riscv] Fix disasm error about fcvt.s.d

Browse Source 
Change-Id: I1046f5d7147a032b6f7c830c4ae3235bc9f55088
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/4134468
Commit-Queue: ji qiu <qiuji@iscas.ac.cn>
Auto-Submit: Yahan Lu <yahan@iscas.ac.cn>
Reviewed-by: ji qiu <qiuji@iscas.ac.cn>
Cr-Commit-Position: refs/heads/main@{#85104}
This commit is contained in:
Lu Yahan 2023-01-04 18:11:52 +08:00 committed by V8 LUCI CQ
parent a6c2b39080
commit 2bb36a2275
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/diagnostics/riscv/disasm-riscv.cc
View File

@ -1269,7 +1269,7 @@ void Decoder::DecodeRFPType(Instruction* instr) {
}
case (RO_FCVT_S_D & kRFPTypeMask): {
if (instr->Rs2Value() == 0b00001) {
Format(instr, "fcvt.s.d ['frm] 'fd, 'rs1");
Format(instr, "fcvt.s.d ['frm] 'fd, 'fs1");
} else {
UNSUPPORTED_RISCV();
}