AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

MIPS: Fixing floating point register clobbering

Browse Source 
Fixing floating point register clobbering for MIPSr6 (32 and 64)
due to using of f31 floating point register as double compare register,
without saving the value of the register before using it.

TEST=cctest/test-debug/*
BUG=

Review URL: https://codereview.chromium.org/1346623002

Cr-Commit-Position: refs/heads/master@{#30765}
This commit is contained in:
ivica.bogosavljevic 2015-09-16 05:15:15 -07:00 committed by Commit bot
parent 92903d0a19
commit 2d8d02f555
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/mips/assembler-mips.h
View File

@ -335,7 +335,8 @@ const FPURegister f31 = { 31 };
#define kLithiumScratchDouble f30
#define kDoubleRegZero f28
// Used on mips32r6 for compare operations.
#define kDoubleCompareReg f31
// We use the last non-callee saved odd register for O32 ABI
#define kDoubleCompareReg f19
// FPU (coprocessor 1) control registers.
// Currently only FCSR (#31) is implemented.

3
src/mips64/assembler-mips64.h
View File

@ -327,7 +327,8 @@ const FPURegister f31 = { 31 };
#define kLithiumScratchDouble f30
#define kDoubleRegZero f28
// Used on mips64r6 for compare operations.
#define kDoubleCompareReg f31
// We use the last non-callee saved odd register for N64 ABI
#define kDoubleCompareReg f23
// FPU (coprocessor 1) control registers.
// Currently only FCSR (#31) is implemented.