AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

Fix no sse3 support by correctly allocating temp register

Browse Source 
Review URL: http://codereview.chromium.org/5534004

git-svn-id: http://v8.googlecode.com/svn/branches/bleeding_edge@5924 ce2b1a6d-e550-0410-aec6-3dcde31c8c00
This commit is contained in:
ricow@chromium.org 2010-12-07 11:53:11 +00:00
parent 9ff019b49a
commit 3b5abbbdef
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/ia32/lithium-ia32.cc
View File

@ -1694,7 +1694,7 @@ LInstruction* LChunkBuilder::DoChange(HChange* instr) {
bool needs_check = !instr->value()->type().IsSmi();
if (needs_check) {
LOperand* xmm_temp =
(instr->CanTruncateToInt32() && !CpuFeatures::IsSupported(SSE3))
(instr->CanTruncateToInt32() && CpuFeatures::IsSupported(SSE3))
? NULL
: FixedTemp(xmm1);
LInstruction* res = new LTaggedToI(value, xmm_temp);