AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

Support dec_b instruction in ia32 and x64 disassembler.

Browse Source 
Review URL: http://codereview.chromium.org/3412028

git-svn-id: http://v8.googlecode.com/svn/branches/bleeding_edge@5515 ce2b1a6d-e550-0410-aec6-3dcde31c8c00
This commit is contained in:
kaznacheev@chromium.org 2010-09-23 19:01:56 +00:00
parent 740aba98fb
commit 5e572e4622
3 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/ia32/disasm-ia32.cc
View File

@ -1194,12 +1194,12 @@ int DisassemblerIA32::InstructionDecode(v8::internal::Vector<char> out_buffer,
{ data++;
int mod, regop, rm;
get_modrm(*data, &mod, &regop, &rm);
if (mod == 3 && regop == ecx) {
AppendToBuffer("dec_b %s", NameOfCPURegister(rm));
if (regop == ecx) {
AppendToBuffer("dec_b ");
data += PrintRightOperand(data);
} else {
UnimplementedInstruction();
}
data++;
}
break;

6
src/x64/disasm-x64.cc
View File

@ -1450,12 +1450,12 @@ int DisassemblerX64::InstructionDecode(v8::internal::Vector<char> out_buffer,
data++;
int mod, regop, rm;
get_modrm(*data, &mod, &regop, &rm);
if (mod == 3 && regop == 1) {
AppendToBuffer("decb %s", NameOfCPURegister(rm));
if (regop == 1) {
AppendToBuffer("decb ");
data += PrintRightOperand(data);
} else {
UnimplementedInstruction();
}
data++;
}
break;

2
test/cctest/test-disasm-ia32.cc
View File

@ -165,6 +165,8 @@ TEST(DisasmIa320) {
__ mov(Operand(ebx, ecx, times_4, 10000), edx);
__ nop();
__ dec_b(edx);
__ dec_b(Operand(eax, 10));
__ dec_b(Operand(ebx, ecx, times_4, 10000));
__ dec(edx);
__ cdq();