AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

PPC [simd]: Implement unary ops and rounding average on Sim

Browse Source 
Change-Id: I6dd7a99d464940304cfced8ab301e23e7b658762
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2764782
Reviewed-by: Junliang Yan <junyan@redhat.com>
Commit-Queue: Milad Fa <mfarazma@redhat.com>
Cr-Commit-Position: refs/heads/master@{#73446}
This commit is contained in:
Milad Fa 2021-03-16 11:46:00 -04:00 committed by Commit Bot
parent 7b326b5329
commit 88ff558ae2
1 changed files with 61 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

61
src/execution/ppc/simulator-ppc.cc
View File

@ -13,6 +13,7 @@
#include "src/base/bits.h"
#include "src/base/lazy-instance.h"
#include "src/base/overflowing-math.h"
#include "src/base/platform/platform.h"
#include "src/base/platform/wrappers.h"
#include "src/codegen/assembler.h"
@ -4674,6 +4675,66 @@ void Simulator::ExecuteGeneric(Instruction* instr) {
}
break;
}
#define VECTOR_UNARY_OP(type, op) \
int t = instr->RTValue(); \
int b = instr->RBValue(); \
FOR_EACH_LANE(i, type) { \
set_simd_register_by_lane<type>( \
t, i, op(get_simd_register_by_lane<type>(b, i))); \
}
case XVABSDP: {
VECTOR_UNARY_OP(double, std::abs)
break;
}
case XVNEGDP: {
VECTOR_UNARY_OP(double, -)
break;
}
case XVSQRTDP: {
VECTOR_UNARY_OP(double, std::sqrt)
break;
}
case XVABSSP: {
VECTOR_UNARY_OP(float, std::abs)
break;
}
case XVNEGSP: {
VECTOR_UNARY_OP(float, -)
break;
}
case XVSQRTSP: {
VECTOR_UNARY_OP(float, std::sqrt)
break;
}
case XVRESP: {
VECTOR_UNARY_OP(float, base::Recip)
break;
}
case XVRSQRTESP: {
VECTOR_UNARY_OP(float, base::RecipSqrt)
break;
}
#undef VECTOR_UNARY_OP
#define VECTOR_ROUNDING_AVERAGE(intermediate_type, result_type) \
DECODE_VX_INSTRUCTION(t, a, b, T) \
FOR_EACH_LANE(i, result_type) { \
intermediate_type a_val = static_cast<intermediate_type>( \
get_simd_register_by_lane<result_type>(a, i)); \
intermediate_type b_val = static_cast<intermediate_type>( \
get_simd_register_by_lane<result_type>(b, i)); \
intermediate_type t_val = ((a_val + b_val) + 1) >> 1; \
set_simd_register_by_lane<result_type>(t, i, \
static_cast<result_type>(t_val)); \
}
case VAVGUH: {
VECTOR_ROUNDING_AVERAGE(uint32_t, uint16_t)
break;
}
case VAVGUB: {
VECTOR_ROUNDING_AVERAGE(uint16_t, uint8_t)
break;
}
#undef VECTOR_ROUNDING_AVERAGE
#undef FOR_EACH_LANE
#undef DECODE_VX_INSTRUCTION
#undef GET_ADDRESS