AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

s390x: fix compilation error on typo

Browse Source 
Change-Id: I3803e3f7916827b3b9853c8c3a3ce6806cc2daac
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2636054
Commit-Queue: Junliang Yan <junyan@redhat.com>
Reviewed-by: Milad Fa <mfarazma@redhat.com>
Cr-Commit-Position: refs/heads/master@{#72160}
This commit is contained in:
Junliang Yan 2021-01-18 14:42:30 -05:00 committed by Commit Bot
parent 975ded1d3d
commit 9f94442e0d
1 changed files with 9 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
src/codegen/s390/macro-assembler-s390.cc
View File

@ -3654,31 +3654,30 @@ void TurboAssembler::LoadU64LE(Register dst, const MemOperand& mem,
void TurboAssembler::LoadS32LE(Register dst, const MemOperand& opnd,
Register scratch) {
lrv(dst, mem);
lrv(dst, opnd);
LoadS32(dst, dst);
}
void TurboAssembler::LoadU32LE(Register dst, const MemOperand& opnd,
Register scratch) {
lrv(dst, mem);
lrv(dst, opnd);
LoadU32(dst, dst);
}
void TurboAssembler::LoadU16LE(Register dst, const MemOperand& opnd) {
lrvh(dst, mem);
lrvh(dst, opnd);
LoadU16(dst, dst);
}
void TurboAssembler::LoadS16LE(Register dst, const MemOperand& opnd) {
lrvh(dst, mem);
lrvh(dst, opnd);
LoadS16(dst, dst);
}
void TurboAssembler::LoadV128LE(DoubleRegister dst, const MemOperand& opnd,
Register scratch0, Register scratch1) {
constexpr bool use_vlbr =
CpuFeatures::IsSupported(VECTOR_ENHANCE_FACILITY_2) &&
is_uint12(opnd.offset());
bool use_vlbr = CpuFeatures::IsSupported(VECTOR_ENHANCE_FACILITY_2) &&
is_uint12(opnd.offset());
if (use_vlbr) {
vlbr(dst, opnd, Condition(4));
} else {
@ -3692,14 +3691,14 @@ void TurboAssembler::LoadV128LE(DoubleRegister dst, const MemOperand& opnd,
void TurboAssembler::LoadF64LE(DoubleRegister dst, const MemOperand& opnd,
Register scratch) {
lrvg(scratch, opnd);
ldgr(dst.fp(), scratch);
ldgr(dst, scratch);
}
void TurboAssembler::LoadF32LE(DoubleRegister dst, const MemOperand& opnd,
Register scratch) {
lrv(scratch, opnd);
ShiftLeftU64(scratch, Operand(32));
ldgr(dst.fp(), scratch);
ShiftLeftU64(scratch, scratch, Operand(32));
ldgr(dst, scratch);
}
#else