AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

MIPS64: Fix test Cvt_s_uw_Trunc_uw_s.

Browse Source 
The higher word (bits 32 - 63) of FPU register is set on zero before
storing result.

TEST=cctest/test-macro-assembler-mips64/Cvt_s_uw_Trunc_uw_s
BUG=

Review URL: https://codereview.chromium.org/1812193003

Cr-Commit-Position: refs/heads/master@{#34889}
This commit is contained in:
Ilija.Pavlovic 2016-03-18 06:21:14 -07:00 committed by Commit bot
parent cda9a79931
commit a4e5d1541a
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
test/cctest/test-macro-assembler-mips64.cc
View File

@ -604,6 +604,7 @@ TEST(Cvt_s_uw_Trunc_uw_s) {
CHECK_EQ(static_cast<float>(input), CHECK_EQ(static_cast<float>(input),
run_Cvt<uint64_t>(input, [](MacroAssembler* masm) { run_Cvt<uint64_t>(input, [](MacroAssembler* masm) {
__ Cvt_s_uw(f0, a0); __ Cvt_s_uw(f0, a0);
__ mthc1(zero_reg, f2);
__ Trunc_uw_s(f2, f0, f1); __ Trunc_uw_s(f2, f0, f1);
})); }));
} }