AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

[mips][wasm-simd][liftoff] Implement i16x8.splat

Browse Source 
Port 59e9689 https://crrev.com/c/2036739

Change-Id: Ie90aa9afffe36938a97b06947db136dda7e2b840
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2063194
Commit-Queue: Zhi An Ng <zhin@chromium.org>
Auto-Submit: Zhao Jiazhong <zhaojiazhong-hf@loongson.cn>
Reviewed-by: Zhi An Ng <zhin@chromium.org>
Reviewed-by: Clemens Backes <clemensb@chromium.org>
Cr-Commit-Position: refs/heads/master@{#66328}
This commit is contained in:
Zhao Jiazhong 2020-02-19 02:54:30 -05:00 committed by Commit Bot
parent 9f0f2cb7f0
commit bdaa7d66a3
2 changed files with 20 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/wasm/baseline/mips/liftoff-assembler-mips.h
View File

@ -1522,7 +1522,7 @@ void LiftoffAssembler::emit_f32x4_splat(LiftoffRegister dst,
// TODO(mips): Support this on loongson 3a4000. Currently, the main MIPS
// CPU, Loongson 3a3000 does not support MSA(simd128), but the upcoming
// 3a4000 support MSA.
bailout(kUnsupportedArchitecture, "emit_f32x4_splat");
bailout(kSimd, "emit_f32x4_splat");
}
void LiftoffAssembler::emit_i32x4_splat(LiftoffRegister dst,
@ -1530,7 +1530,15 @@ void LiftoffAssembler::emit_i32x4_splat(LiftoffRegister dst,
// TODO(mips): Support this on loongson 3a4000. Currently, the main MIPS
// CPU, Loongson 3a3000 does not support MSA(simd128), but the upcoming
// 3a4000 support MSA.
bailout(kUnsupportedArchitecture, "emit_i32x4_splat");
bailout(kSimd, "emit_i32x4_splat");
}
void LiftoffAssembler::emit_i16x8_splat(LiftoffRegister dst,
LiftoffRegister src) {
// TODO(mips): Support this on loongson 3a4000. Currently, the main MIPS
// CPU, Loongson 3a3000 does not support MSA(simd128), but the upcoming
// 3a4000 support MSA.
bailout(kSimd, "emit_i16x8_splat");
}
void LiftoffAssembler::StackCheck(Label* ool_code, Register limit_address) {

12
src/wasm/baseline/mips64/liftoff-assembler-mips64.h
View File

@ -1314,7 +1314,7 @@ void LiftoffAssembler::emit_f32x4_splat(LiftoffRegister dst,
// TODO(mips): Support this on loongson 3a4000. Currently, the main MIPS
// CPU, Loongson 3a3000 does not support MSA(simd128), but the upcoming
// 3a4000 support MSA.
bailout(kUnsupportedArchitecture, "emit_f32x4_splat");
bailout(kSimd, "emit_f32x4_splat");
}
void LiftoffAssembler::emit_i32x4_splat(LiftoffRegister dst,
@ -1322,7 +1322,15 @@ void LiftoffAssembler::emit_i32x4_splat(LiftoffRegister dst,
// TODO(mips): Support this on loongson 3a4000. Currently, the main MIPS
// CPU, Loongson 3a3000 does not support MSA(simd128), but the upcoming
// 3a4000 support MSA.
bailout(kUnsupportedArchitecture, "emit_i32x4_splat");
bailout(kSimd, "emit_i32x4_splat");
}
void LiftoffAssembler::emit_i16x8_splat(LiftoffRegister dst,
LiftoffRegister src) {
// TODO(mips): Support this on loongson 3a4000. Currently, the main MIPS
// CPU, Loongson 3a3000 does not support MSA(simd128), but the upcoming
// 3a4000 support MSA.
bailout(kSimd, "emit_i16x8_splat");
}
void LiftoffAssembler::StackCheck(Label* ool_code, Register limit_address) {