AuroraMiddleware/v8
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity

PPC [simd]: Implement vand complement, div and QF ops on Sim

Browse Source 
Change-Id: I614d1ccf83e1275d06211917906e7094bfad5bc4
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2757691
Reviewed-by: Junliang Yan <junyan@redhat.com>
Commit-Queue: Milad Fa <mfarazma@redhat.com>
Cr-Commit-Position: refs/heads/master@{#73384}
This commit is contained in:
Milad Fa 2021-03-12 16:11:41 -05:00 committed by Commit Bot
parent c6c057ac2c
commit ebad91c650
1 changed files with 41 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

41
src/execution/ppc/simulator-ppc.cc
View File

@ -3989,6 +3989,10 @@ void Simulator::ExecuteGeneric(Instruction* instr) {
VECTOR_LOGICAL_OP(a_val & b_val)
break;
}
case VANDC: {
VECTOR_LOGICAL_OP(a_val & (~b_val))
break;
}
case VOR: {
VECTOR_LOGICAL_OP(a_val | b_val)
break;
@ -4022,6 +4026,10 @@ void Simulator::ExecuteGeneric(Instruction* instr) {
VECTOR_ARITHMETIC_OP(double, *)
break;
}
case XVDIVDP: {
VECTOR_ARITHMETIC_OP(double, /)
break;
}
case VADDFP: {
VECTOR_ARITHMETIC_OP(float, +)
break;
@ -4034,6 +4042,10 @@ void Simulator::ExecuteGeneric(Instruction* instr) {
VECTOR_ARITHMETIC_OP(float, *)
break;
}
case XVDIVSP: {
VECTOR_ARITHMETIC_OP(float, /)
break;
}
case VADDUDM: {
VECTOR_ARITHMETIC_OP(int64_t, +)
break;
@ -4503,6 +4515,35 @@ void Simulator::ExecuteGeneric(Instruction* instr) {
}
break;
}
#define VECTOR_FP_QF(type, sign) \
DECODE_VX_INSTRUCTION(t, a, b, T) \
FOR_EACH_LANE(i, type) { \
type a_val = get_simd_register_by_lane<type>(a, i); \
type b_val = get_simd_register_by_lane<type>(b, i); \
type t_val = get_simd_register_by_lane<type>(t, i); \
type reuslt = sign * ((sign * b_val) + (a_val * t_val)); \
if (isinf(a_val)) reuslt = a_val; \
if (isinf(b_val)) reuslt = b_val; \
if (isinf(t_val)) reuslt = t_val; \
set_simd_register_by_lane<type>(t, i, reuslt); \
}
case XVMADDMDP: {
VECTOR_FP_QF(double, +1)
break;
}
case XVNMSUBMDP: {
VECTOR_FP_QF(double, -1)
break;
}
case XVMADDMSP: {
VECTOR_FP_QF(float, +1)
break;
}
case XVNMSUBMSP: {
VECTOR_FP_QF(float, -1)
break;
}
#undef VECTOR_FP_QF
#undef FOR_EACH_LANE
#undef DECODE_VX_INSTRUCTION
default: {