75759805a9
The support for the old ABI is known to be broken and has been deprecated for some time now. Removed the instructions for loading and storing co-processor registers as they where only used to support the old ABI. R=karlklose@chromium.org BUG=v8:1316 TEST= Review URL: http://codereview.chromium.org//6822025 git-svn-id: http://v8.googlecode.com/svn/branches/bleeding_edge@7565 ce2b1a6d-e550-0410-aec6-3dcde31c8c00
121 lines
4.1 KiB
C++
121 lines
4.1 KiB
C++
// Copyright 2006-2009 the V8 project authors. All rights reserved.
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions are
|
|
// met:
|
|
//
|
|
// * Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
// * Redistributions in binary form must reproduce the above
|
|
// copyright notice, this list of conditions and the following
|
|
// disclaimer in the documentation and/or other materials provided
|
|
// with the distribution.
|
|
// * Neither the name of Google Inc. nor the names of its
|
|
// contributors may be used to endorse or promote products derived
|
|
// from this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
// CPU specific code for arm independent of OS goes here.
|
|
#ifdef __arm__
|
|
#include <sys/syscall.h> // for cache flushing.
|
|
#endif
|
|
|
|
#include "v8.h"
|
|
|
|
#if defined(V8_TARGET_ARCH_ARM)
|
|
|
|
#include "cpu.h"
|
|
#include "macro-assembler.h"
|
|
#include "simulator.h" // for cache flushing.
|
|
|
|
namespace v8 {
|
|
namespace internal {
|
|
|
|
void CPU::Setup() {
|
|
CpuFeatures::Probe();
|
|
}
|
|
|
|
|
|
bool CPU::SupportsCrankshaft() {
|
|
return CpuFeatures::IsSupported(VFP3);
|
|
}
|
|
|
|
|
|
void CPU::FlushICache(void* start, size_t size) {
|
|
// Nothing to do flushing no instructions.
|
|
if (size == 0) {
|
|
return;
|
|
}
|
|
|
|
#if defined (USE_SIMULATOR)
|
|
// Not generating ARM instructions for C-code. This means that we are
|
|
// building an ARM emulator based target. We should notify the simulator
|
|
// that the Icache was flushed.
|
|
// None of this code ends up in the snapshot so there are no issues
|
|
// around whether or not to generate the code when building snapshots.
|
|
Simulator::FlushICache(Isolate::Current()->simulator_i_cache(), start, size);
|
|
#else
|
|
// Ideally, we would call
|
|
// syscall(__ARM_NR_cacheflush, start,
|
|
// reinterpret_cast<intptr_t>(start) + size, 0);
|
|
// however, syscall(int, ...) is not supported on all platforms, especially
|
|
// not when using EABI, so we call the __ARM_NR_cacheflush syscall directly.
|
|
|
|
register uint32_t beg asm("a1") = reinterpret_cast<uint32_t>(start);
|
|
register uint32_t end asm("a2") =
|
|
reinterpret_cast<uint32_t>(start) + size;
|
|
register uint32_t flg asm("a3") = 0;
|
|
#if defined (__arm__) && !defined(__thumb__)
|
|
// __arm__ may be defined in thumb mode.
|
|
register uint32_t scno asm("r7") = __ARM_NR_cacheflush;
|
|
asm volatile(
|
|
"svc 0x0"
|
|
: "=r" (beg)
|
|
: "0" (beg), "r" (end), "r" (flg), "r" (scno));
|
|
#else
|
|
// r7 is reserved by the EABI in thumb mode.
|
|
asm volatile(
|
|
"@ Enter ARM Mode \n\t"
|
|
"adr r3, 1f \n\t"
|
|
"bx r3 \n\t"
|
|
".ALIGN 4 \n\t"
|
|
".ARM \n"
|
|
"1: push {r7} \n\t"
|
|
"mov r7, %4 \n\t"
|
|
"svc 0x0 \n\t"
|
|
"pop {r7} \n\t"
|
|
"@ Enter THUMB Mode\n\t"
|
|
"adr r3, 2f+1 \n\t"
|
|
"bx r3 \n\t"
|
|
".THUMB \n"
|
|
"2: \n\t"
|
|
: "=r" (beg)
|
|
: "0" (beg), "r" (end), "r" (flg), "r" (__ARM_NR_cacheflush)
|
|
: "r3");
|
|
#endif
|
|
#endif
|
|
}
|
|
|
|
|
|
void CPU::DebugBreak() {
|
|
#if !defined (__arm__) || !defined(CAN_USE_ARMV5_INSTRUCTIONS)
|
|
UNIMPLEMENTED(); // when building ARM emulator target
|
|
#else
|
|
asm volatile("bkpt 0");
|
|
#endif
|
|
}
|
|
|
|
} } // namespace v8::internal
|
|
|
|
#endif // V8_TARGET_ARCH_ARM
|