AuroraSupport/AuROXTL
1
1
Fork 0
Code Issues 7 Pull Requests Releases Wiki Activity

[*] Brute force atomic ordering on foreign architectures

Browse Source
This commit is contained in:
Reece Wilson 2023-08-24 21:49:26 +01:00
parent 2e93ca7e32
commit cda2c02de6
1 changed files with 19 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
Include/auROXTL/auAtomic.hpp
View File

@ -350,11 +350,17 @@ template <class T>
inline auline T AuAtomicUtils<T>::Load(T *in)
{
#if defined(AURORA_COMPILER_MSVC) && (defined(AURORA_ARCH_X64) || defined(AURORA_ARCH_X86))
::_ReadWriteBarrier();
::_ReadWriteBarrier(); // compile-time only! we use this to prevent optimizations. x86/64 does not care so long as we're aligned.
return *in;
#elif defined(AURORA_COMPILER_MSVC)
::MemoryBarrier(); // works on all legacy MSVC targets including AMD64, IA64, and POWER
return *in;
#else
#if defined(AURORA_COMPILER_CLANG)
#if !(defined(AURORA_ARCH_X64) || defined(AURORA_ARCH_X86))
__sync_synchronize(); // brute force on unknown archs. gcc-like compilers will accept this
#endif
if constexpr (AuIsSame_v<AuUInt8, T>)
{
return ATOMIC_PREFIX_HAX(atomic_load)((atomic_uint_fast8_t *)in, __ATOMIC_ACQUIRE);
@ -383,7 +389,10 @@ inline auline T AuAtomicUtils<T>::Load(T *in)
{
static_assert(AuIsVoid_v<T>, "T");
}
#endif
#else
return __sync_val_compare_and_swap(*in, 0, 0);
#endif
#endif
}
template <class T>
@ -391,9 +400,9 @@ inline auline void AuAtomicUtils<T>::Store(T *in, T val)
{
#if defined(AURORA_COMPILER_MSVC) && (defined(AURORA_ARCH_X64) || defined(AURORA_ARCH_X86))
*in = val;
::_ReadWriteBarrier();
#elif defined(AURORA_COMPILER_MSVC)
*in = val;
::MemoryBarrier();
#else
if constexpr (AuIsSame_v<AuUInt8, T>)
{
@ -423,6 +432,9 @@ inline auline void AuAtomicUtils<T>::Store(T *in, T val)
{
static_assert(AuIsVoid_v<T>, "T");
}
#if !(defined(AURORA_ARCH_X64) || defined(AURORA_ARCH_X86))
__sync_synchronize();
#endif
#endif
}
@ -434,9 +446,13 @@ void AuAtomicUtils<AuUInt8>::ClearU8Lock(AuUInt8 *in)
*in = 0;
::_ReadWriteBarrier();
#elif defined(AURORA_COMPILER_MSVC)
// i think this will work on aarch64 and most risc architectures
InterlockedAndRelease((volatile LONG *)in, ~0xFF);
#else
ATOMIC_PREFIX_HAX(atomic_store)((atomic_uint_fast8_t *)in, 0, __ATOMIC_RELEASE);
#if !(defined(AURORA_ARCH_X64) || defined(AURORA_ARCH_X86))
__sync_synchronize();
#endif
#endif
}