This website requires JavaScript.
ReeceSX
Explore
Aurora
Register
Sign In
AuroraMiddleware
/
SPIRV-Cross
Watch
1
Star
0
Fork
0
You've already forked SPIRV-Cross
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
472f9d4f6d
SPIRV-Cross
/
reference
/
shaders-msl
/
asm
History
Bill Hollings
472f9d4f6d
Add tests for OpSpecConstantOp ops OpQuantizeToF16 and OpSRem.
...
Tests provided by @cdavis5e.
2021-09-05 16:51:04 -04:00
..
comp
Handle SPIR-V 1.4 selection constructs.
2021-06-28 12:23:44 +02:00
frag
Add comment after inf/nan float number for clarifying.
2021-05-27 02:40:41 +08:00
tesc
MSL: Fix '--msl-multi-patch-workgroup' out of bounds reads when dispatching more threads than control points (
#1662
)
2021-04-29 20:01:26 +02:00
tese
MSL: Use proper array for quad tess levels.
2021-04-23 14:12:00 +02:00
vert
Add tests for OpSpecConstantOp ops OpQuantizeToF16 and OpSRem.
2021-09-05 16:51:04 -04:00