glibc/sysdeps/powerpc/powerpc64/power8
Adhemerval Zanella 1ad8950a3e PowerPC: llrint/llrintf POWER8 optimization
This patch add a optimized llrint/llrintf implementation for POWER8
using the new Move From VSR Doubleword instruction to gains some
cycles from FP to GRP register move.
2014-02-27 12:58:33 -06:00
..
fpu PowerPC: llrint/llrintf POWER8 optimization 2014-02-27 12:58:33 -06:00
multiarch PowerPC: Adjust multiarch Implies for PowerPC64 2013-12-13 14:29:27 -05:00
Implies