mirror of
https://sourceware.org/git/glibc.git
synced 2024-12-26 20:51:11 +00:00
4393fc119c
This patch add a optimized isinf/isinff implementation for POWER8 using the new Move From VSR Doubleword instruction to gains some cycles from FP to GRP register move.
2 lines
54 B
ArmAsm
2 lines
54 B
ArmAsm
/* This function uses the same code as s_isinf.S. */
|