AuroraMiddleware/glibc
1
0
Fork 0
mirror of https://sourceware.org/git/glibc.git synced 2024-11-22 13:00:06 +00:00
Code Issues Packages Projects Releases Wiki Activity
ab4388f91c
glibc/sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c

52 lines
2.2 KiB
C
Raw Normal View History

Enable libmvec support for AArch64 This patch enables libmvec on AArch64. The proposed change is mainly implementing build infrastructure to add the new routines to ABI, tests and benchmarks. I have demonstrated how this all fits together by adding implementations for vector cos, in both single and double precision, targeting both Advanced SIMD and SVE. The implementations of the routines themselves are just loops over the scalar routine from libm for now, as we are more concerned with getting the plumbing right at this point. We plan to contribute vector routines from the Arm Optimized Routines repo that are compliant with requirements described in the libmvec wiki. Building libmvec requires minimum GCC 10 for SVE ACLE. To avoid raising the minimum GCC by such a big jump, we allow users to disable libmvec if their compiler is too old. Note that at this point users have to manually call the vector math functions. This seems to be acceptable to some downstream users. Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2023-04-12 13:37:49 +00:00
/* Scalar wrappers for double-precision Advanced SIMD vector math functions.
Update copyright dates with scripts/update-copyrights
2024-01-01 18:12:26 +00:00
Copyright (C) 2023-2024 Free Software Foundation, Inc.
Enable libmvec support for AArch64 This patch enables libmvec on AArch64. The proposed change is mainly implementing build infrastructure to add the new routines to ABI, tests and benchmarks. I have demonstrated how this all fits together by adding implementations for vector cos, in both single and double precision, targeting both Advanced SIMD and SVE. The implementations of the routines themselves are just loops over the scalar routine from libm for now, as we are more concerned with getting the plumbing right at this point. We plan to contribute vector routines from the Arm Optimized Routines repo that are compliant with requirements described in the libmvec wiki. Building libmvec requires minimum GCC 10 for SVE ACLE. To avoid raising the minimum GCC by such a big jump, we allow users to disable libmvec if their compiler is too old. Note that at this point users have to manually call the vector math functions. This seems to be acceptable to some downstream users. Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2023-04-12 13:37:49 +00:00
This file is part of the GNU C Library.
The GNU C Library is free software; you can redistribute it and/or
modify it under the terms of the GNU Lesser General Public
License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version.
The GNU C Library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
Lesser General Public License for more details.
You should have received a copy of the GNU Lesser General Public
License along with the GNU C Library; if not, see
<https://www.gnu.org/licenses/>. */
#include <arm_neon.h>
#include "test-double-advsimd.h"
#define VEC_TYPE float64x2_t
aarch64: Add vector implementations of acos routines
2023-11-03 12:12:20 +00:00
VPCS_VECTOR_WRAPPER (acos_advsimd, _ZGVnN2v_acos)
aarch64/fpu: Add vector variants of acosh Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-02-20 16:59:40 +00:00
VPCS_VECTOR_WRAPPER (acosh_advsimd, _ZGVnN2v_acosh)
aarch64: Add vector implementations of asin routines
2023-11-03 12:12:19 +00:00
VPCS_VECTOR_WRAPPER (asin_advsimd, _ZGVnN2v_asin)
aarch64/fpu: Add vector variants of asinh Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-02-20 16:59:41 +00:00
VPCS_VECTOR_WRAPPER (asinh_advsimd, _ZGVnN2v_asinh)
aarch64: Add vector implementations of atan routines
2023-11-03 12:12:21 +00:00
VPCS_VECTOR_WRAPPER (atan_advsimd, _ZGVnN2v_atan)
aarch64/fpu: Add vector variants of atanh Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-04-03 11:13:53 +00:00
VPCS_VECTOR_WRAPPER (atanh_advsimd, _ZGVnN2v_atanh)
aarch64: Add vector implementations of atan2 routines
2023-11-03 12:12:22 +00:00
VPCS_VECTOR_WRAPPER_ff (atan2_advsimd, _ZGVnN2vv_atan2)
aarch64/fpu: Add vector variants of cbrt Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-04-30 12:49:59 +00:00
VPCS_VECTOR_WRAPPER (cbrt_advsimd, _ZGVnN2v_cbrt)
Enable libmvec support for AArch64 This patch enables libmvec on AArch64. The proposed change is mainly implementing build infrastructure to add the new routines to ABI, tests and benchmarks. I have demonstrated how this all fits together by adding implementations for vector cos, in both single and double precision, targeting both Advanced SIMD and SVE. The implementations of the routines themselves are just loops over the scalar routine from libm for now, as we are more concerned with getting the plumbing right at this point. We plan to contribute vector routines from the Arm Optimized Routines repo that are compliant with requirements described in the libmvec wiki. Building libmvec requires minimum GCC 10 for SVE ACLE. To avoid raising the minimum GCC by such a big jump, we allow users to disable libmvec if their compiler is too old. Note that at this point users have to manually call the vector math functions. This seems to be acceptable to some downstream users. Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2023-04-12 13:37:49 +00:00
VPCS_VECTOR_WRAPPER (cos_advsimd, _ZGVnN2v_cos)
aarch64/fpu: Add vector variants of cosh Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-02-20 16:59:39 +00:00
VPCS_VECTOR_WRAPPER (cosh_advsimd, _ZGVnN2v_cosh)
aarch64/fpu: Add vector variants of erf Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-02-20 16:59:38 +00:00
VPCS_VECTOR_WRAPPER (erf_advsimd, _ZGVnN2v_erf)
aarch64/fpu: Add vector variants of erfc Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-02-20 16:59:45 +00:00
VPCS_VECTOR_WRAPPER (erfc_advsimd, _ZGVnN2v_erfc)
aarch64: Add vector implementations of exp routines Optimised implementations for single and double precision, Advanced SIMD and SVE, copied from Arm Optimized Routines. As previously, data tables are used via a barrier to prevent overly aggressive constant inlining. Special-case handlers are marked NOINLINE to avoid incurring the penalty of switching call standards unnecessarily. Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2023-06-28 11:19:39 +00:00
VPCS_VECTOR_WRAPPER (exp_advsimd, _ZGVnN2v_exp)
aarch64: Add vector implementations of exp10 routines Double-precision routines either reuse the exp table (AdvSIMD) or use SVE FEXPA intruction.
2023-10-05 16:10:52 +00:00
VPCS_VECTOR_WRAPPER (exp10_advsimd, _ZGVnN2v_exp10)
aarch64: Add vector implementations of exp2 routines Some routines reuse table from v_exp_data.c
2023-10-05 16:10:49 +00:00
VPCS_VECTOR_WRAPPER (exp2_advsimd, _ZGVnN2v_exp2)
aarch64: Add vector implementations of expm1 routines May discard sign of 0 - auto tests for -0 and -0x1p-10000 updated accordingly.
2023-11-16 13:24:18 +00:00
VPCS_VECTOR_WRAPPER (expm1_advsimd, _ZGVnN2v_expm1)
aarch64/fpu: Add vector variants of hypot Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-04-30 12:49:58 +00:00
VPCS_VECTOR_WRAPPER_ff (hypot_advsimd, _ZGVnN2vv_hypot)
aarch64: Add vector implementations of log routines Optimised implementations for single and double precision, Advanced SIMD and SVE, copied from Arm Optimized Routines. Log lookup table added as HIDDEN symbol to allow it to be shared between AdvSIMD and SVE variants. As previously, data tables are used via a barrier to prevent overly aggressive constant inlining. Special-case handlers are marked NOINLINE to avoid incurring the penalty of switching call standards unnecessarily. Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2023-06-28 11:19:38 +00:00
VPCS_VECTOR_WRAPPER (log_advsimd, _ZGVnN2v_log)
aarch64: Add vector implementations of log10 routines A table is also added, which is shared between AdvSIMD and SVE log10.
2023-10-05 16:10:51 +00:00
VPCS_VECTOR_WRAPPER (log10_advsimd, _ZGVnN2v_log10)
aarch64: Add vector implementations of log1p routines May discard sign of zero.
2023-11-03 12:12:23 +00:00
VPCS_VECTOR_WRAPPER (log1p_advsimd, _ZGVnN2v_log1p)
aarch64: Add vector implementations of log2 routines A table is also added, which is shared between AdvSIMD and SVE log2.
2023-10-05 16:10:50 +00:00
VPCS_VECTOR_WRAPPER (log2_advsimd, _ZGVnN2v_log2)
aarch64/fpu: Add vector variants of pow Plus a small amount of moving includes around in order to be able to remove duplicate definition of asuint64. Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-05-16 08:21:24 +00:00
VPCS_VECTOR_WRAPPER_ff (pow_advsimd, _ZGVnN2vv_pow)
aarch64: Add vector implementations of sin routines Optimised implementations for single and double precision, Advanced SIMD and SVE, copied from Arm Optimized Routines. As previously, data tables are used via a barrier to prevent overly aggressive constant inlining. Special-case handlers are marked NOINLINE to avoid incurring the penalty of switching call standards unnecessarily. Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2023-06-28 11:19:37 +00:00
VPCS_VECTOR_WRAPPER (sin_advsimd, _ZGVnN2v_sin)
aarch64/fpu: Add vector variants of sinh Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-04-03 11:15:41 +00:00
VPCS_VECTOR_WRAPPER (sinh_advsimd, _ZGVnN2v_sinh)
aarch64: Add vector implementations of tan routines This includes some utility headers for evaluating polynomials using various schemes.
2023-10-05 16:10:48 +00:00
VPCS_VECTOR_WRAPPER (tan_advsimd, _ZGVnN2v_tan)
aarch64/fpu: Add vector variants of tanh Reviewed-by: Szabolcs Nagy <szabolcs.nagy@arm.com>
2024-02-20 16:59:44 +00:00
VPCS_VECTOR_WRAPPER (tanh_advsimd, _ZGVnN2v_tanh)
Reference in New Issue Copy Permalink