2011-12-05 08:58:01 +00:00
|
|
|
// Copyright 2011 the V8 project authors. All rights reserved.
|
|
|
|
// Redistribution and use in source and binary forms, with or without
|
|
|
|
// modification, are permitted provided that the following conditions are
|
|
|
|
// met:
|
|
|
|
//
|
|
|
|
// * Redistributions of source code must retain the above copyright
|
|
|
|
// notice, this list of conditions and the following disclaimer.
|
|
|
|
// * Redistributions in binary form must reproduce the above
|
|
|
|
// copyright notice, this list of conditions and the following
|
|
|
|
// disclaimer in the documentation and/or other materials provided
|
|
|
|
// with the distribution.
|
|
|
|
// * Neither the name of Google Inc. nor the names of its
|
|
|
|
// contributors may be used to endorse or promote products derived
|
|
|
|
// from this software without specific prior written permission.
|
|
|
|
//
|
|
|
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
|
|
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
|
|
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
|
|
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
|
|
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
|
|
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
|
|
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
|
|
|
#include <stdlib.h>
|
|
|
|
|
2021-09-09 21:03:41 +00:00
|
|
|
#include "src/base/vector.h"
|
2019-05-21 09:30:15 +00:00
|
|
|
#include "src/codegen/code-factory.h"
|
|
|
|
#include "src/codegen/macro-assembler.h"
|
2015-07-31 11:07:50 +00:00
|
|
|
#include "src/debug/debug.h"
|
2019-05-20 09:15:06 +00:00
|
|
|
#include "src/diagnostics/disasm.h"
|
|
|
|
#include "src/diagnostics/disassembler.h"
|
2019-05-22 07:55:37 +00:00
|
|
|
#include "src/execution/frames-inl.h"
|
2021-09-09 21:03:41 +00:00
|
|
|
#include "src/init/v8.h"
|
2019-05-23 08:51:46 +00:00
|
|
|
#include "src/objects/objects-inl.h"
|
2021-09-09 21:03:41 +00:00
|
|
|
#include "src/utils/ostreams.h"
|
2014-06-03 08:12:43 +00:00
|
|
|
#include "test/cctest/cctest.h"
|
2011-12-05 08:58:01 +00:00
|
|
|
|
2017-08-11 11:22:28 +00:00
|
|
|
namespace v8 {
|
|
|
|
namespace internal {
|
2011-12-05 08:58:01 +00:00
|
|
|
|
|
|
|
#define __ assm.
|
|
|
|
|
|
|
|
TEST(DisasmX64) {
|
2014-03-05 09:28:26 +00:00
|
|
|
Isolate* isolate = CcTest::i_isolate();
|
2021-10-29 23:47:07 +00:00
|
|
|
HandleScope handle_scope(isolate);
|
2016-09-12 06:24:06 +00:00
|
|
|
v8::internal::byte buffer[8192];
|
2019-01-16 18:29:52 +00:00
|
|
|
Assembler assm(AssemblerOptions{},
|
|
|
|
ExternalAssemblerBuffer(buffer, sizeof buffer));
|
2021-09-15 17:44:42 +00:00
|
|
|
// Some instructions are tested in DisasmX64CheckOutput.
|
2011-12-05 08:58:01 +00:00
|
|
|
|
|
|
|
// Calls
|
|
|
|
|
|
|
|
Label L1, L2;
|
|
|
|
__ bind(&L1);
|
|
|
|
__ nop();
|
|
|
|
__ call(&L1);
|
|
|
|
__ call(&L2);
|
|
|
|
__ nop();
|
|
|
|
__ bind(&L2);
|
2019-11-06 13:39:55 +00:00
|
|
|
__ call(rcx);
|
2011-12-05 08:58:01 +00:00
|
|
|
__ nop();
|
2021-12-15 10:51:04 +00:00
|
|
|
Handle<CodeT> ic = BUILTIN_CODE(isolate, ArrayFrom);
|
2011-12-05 08:58:01 +00:00
|
|
|
__ call(ic, RelocInfo::CODE_TARGET);
|
|
|
|
__ nop();
|
|
|
|
|
|
|
|
__ jmp(&L1);
|
2019-01-28 13:01:36 +00:00
|
|
|
__ jmp(Operand(rbx, rcx, times_4, 10000));
|
2011-12-05 08:58:01 +00:00
|
|
|
__ jmp(ic, RelocInfo::CODE_TARGET);
|
|
|
|
__ nop();
|
|
|
|
|
|
|
|
|
|
|
|
Label Ljcc;
|
|
|
|
__ nop();
|
|
|
|
// long jumps
|
|
|
|
__ j(overflow, &Ljcc);
|
|
|
|
__ j(no_overflow, &Ljcc);
|
|
|
|
__ j(below, &Ljcc);
|
|
|
|
__ j(above_equal, &Ljcc);
|
|
|
|
__ j(equal, &Ljcc);
|
|
|
|
__ j(not_equal, &Ljcc);
|
|
|
|
__ j(below_equal, &Ljcc);
|
|
|
|
__ j(above, &Ljcc);
|
|
|
|
__ j(sign, &Ljcc);
|
|
|
|
__ j(not_sign, &Ljcc);
|
|
|
|
__ j(parity_even, &Ljcc);
|
|
|
|
__ j(parity_odd, &Ljcc);
|
|
|
|
__ j(less, &Ljcc);
|
|
|
|
__ j(greater_equal, &Ljcc);
|
|
|
|
__ j(less_equal, &Ljcc);
|
|
|
|
__ j(greater, &Ljcc);
|
|
|
|
__ nop();
|
|
|
|
__ bind(&Ljcc);
|
|
|
|
// short jumps
|
|
|
|
__ j(overflow, &Ljcc);
|
|
|
|
__ j(no_overflow, &Ljcc);
|
|
|
|
__ j(below, &Ljcc);
|
|
|
|
__ j(above_equal, &Ljcc);
|
|
|
|
__ j(equal, &Ljcc);
|
|
|
|
__ j(not_equal, &Ljcc);
|
|
|
|
__ j(below_equal, &Ljcc);
|
|
|
|
__ j(above, &Ljcc);
|
|
|
|
__ j(sign, &Ljcc);
|
|
|
|
__ j(not_sign, &Ljcc);
|
|
|
|
__ j(parity_even, &Ljcc);
|
|
|
|
__ j(parity_odd, &Ljcc);
|
|
|
|
__ j(less, &Ljcc);
|
|
|
|
__ j(greater_equal, &Ljcc);
|
|
|
|
__ j(less_equal, &Ljcc);
|
|
|
|
__ j(greater, &Ljcc);
|
|
|
|
|
2020-12-23 05:21:46 +00:00
|
|
|
// AVX2 instruction
|
|
|
|
{
|
|
|
|
if (CpuFeatures::IsSupported(AVX2)) {
|
|
|
|
CpuFeatureScope scope(&assm, AVX2);
|
|
|
|
__ vbroadcastss(xmm1, xmm2);
|
2020-12-23 01:06:45 +00:00
|
|
|
#define EMIT_AVX2_BROADCAST(instruction, notUsed1, notUsed2, notUsed3, \
|
|
|
|
notUsed4) \
|
|
|
|
__ instruction(xmm0, xmm1); \
|
|
|
|
__ instruction(xmm0, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
AVX2_BROADCAST_LIST(EMIT_AVX2_BROADCAST)
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2014-11-26 05:31:41 +00:00
|
|
|
// FMA3 instruction
|
|
|
|
{
|
|
|
|
if (CpuFeatures::IsSupported(FMA3)) {
|
|
|
|
CpuFeatureScope scope(&assm, FMA3);
|
2020-01-02 23:24:28 +00:00
|
|
|
#define EMIT_FMA(instr, notUsed1, notUsed2, notUsed3, notUsed4, notUsed5, \
|
|
|
|
notUsed6) \
|
|
|
|
__ instr(xmm9, xmm10, xmm11); \
|
|
|
|
__ instr(xmm9, xmm10, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
FMA_INSTRUCTION_LIST(EMIT_FMA)
|
|
|
|
#undef EMIT_FMA
|
2014-11-26 05:31:41 +00:00
|
|
|
}
|
|
|
|
}
|
2015-04-08 07:15:51 +00:00
|
|
|
|
|
|
|
// BMI1 instructions
|
|
|
|
{
|
|
|
|
if (CpuFeatures::IsSupported(BMI1)) {
|
|
|
|
CpuFeatureScope scope(&assm, BMI1);
|
|
|
|
__ andnq(rax, rbx, rcx);
|
|
|
|
__ andnq(rax, rbx, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ andnl(rax, rbx, rcx);
|
|
|
|
__ andnl(rax, rbx, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ bextrq(rax, rbx, rcx);
|
|
|
|
__ bextrq(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ bextrl(rax, rbx, rcx);
|
|
|
|
__ bextrl(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ blsiq(rax, rbx);
|
|
|
|
__ blsiq(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ blsil(rax, rbx);
|
|
|
|
__ blsil(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ blsmskq(rax, rbx);
|
|
|
|
__ blsmskq(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ blsmskl(rax, rbx);
|
|
|
|
__ blsmskl(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ blsrq(rax, rbx);
|
|
|
|
__ blsrq(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ blsrl(rax, rbx);
|
|
|
|
__ blsrl(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ tzcntq(rax, rbx);
|
|
|
|
__ tzcntq(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ tzcntl(rax, rbx);
|
|
|
|
__ tzcntl(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
// LZCNT instructions
|
|
|
|
{
|
|
|
|
if (CpuFeatures::IsSupported(LZCNT)) {
|
|
|
|
CpuFeatureScope scope(&assm, LZCNT);
|
|
|
|
__ lzcntq(rax, rbx);
|
|
|
|
__ lzcntq(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ lzcntl(rax, rbx);
|
|
|
|
__ lzcntl(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
// POPCNT instructions
|
|
|
|
{
|
|
|
|
if (CpuFeatures::IsSupported(POPCNT)) {
|
|
|
|
CpuFeatureScope scope(&assm, POPCNT);
|
|
|
|
__ popcntq(rax, rbx);
|
|
|
|
__ popcntq(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ popcntl(rax, rbx);
|
|
|
|
__ popcntl(rax, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
// BMI2 instructions
|
|
|
|
{
|
|
|
|
if (CpuFeatures::IsSupported(BMI2)) {
|
|
|
|
CpuFeatureScope scope(&assm, BMI2);
|
|
|
|
__ bzhiq(rax, rbx, rcx);
|
|
|
|
__ bzhiq(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ bzhil(rax, rbx, rcx);
|
|
|
|
__ bzhil(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ mulxq(rax, rbx, rcx);
|
|
|
|
__ mulxq(rax, rbx, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ mulxl(rax, rbx, rcx);
|
|
|
|
__ mulxl(rax, rbx, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ pdepq(rax, rbx, rcx);
|
|
|
|
__ pdepq(rax, rbx, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ pdepl(rax, rbx, rcx);
|
|
|
|
__ pdepl(rax, rbx, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ pextq(rax, rbx, rcx);
|
|
|
|
__ pextq(rax, rbx, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ pextl(rax, rbx, rcx);
|
|
|
|
__ pextl(rax, rbx, Operand(rbx, rcx, times_4, 10000));
|
|
|
|
__ sarxq(rax, rbx, rcx);
|
|
|
|
__ sarxq(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ sarxl(rax, rbx, rcx);
|
|
|
|
__ sarxl(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ shlxq(rax, rbx, rcx);
|
|
|
|
__ shlxq(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ shlxl(rax, rbx, rcx);
|
|
|
|
__ shlxl(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ shrxq(rax, rbx, rcx);
|
|
|
|
__ shrxq(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ shrxl(rax, rbx, rcx);
|
|
|
|
__ shrxl(rax, Operand(rbx, rcx, times_4, 10000), rbx);
|
|
|
|
__ rorxq(rax, rbx, 63);
|
|
|
|
__ rorxq(rax, Operand(rbx, rcx, times_4, 10000), 63);
|
|
|
|
__ rorxl(rax, rbx, 31);
|
|
|
|
__ rorxl(rax, Operand(rbx, rcx, times_4, 10000), 31);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2014-07-30 13:54:45 +00:00
|
|
|
// xchg.
|
|
|
|
{
|
2016-05-19 00:55:08 +00:00
|
|
|
__ xchgb(rax, Operand(rax, 8));
|
|
|
|
__ xchgw(rax, Operand(rbx, 8));
|
2014-07-30 13:54:45 +00:00
|
|
|
__ xchgq(rax, rax);
|
|
|
|
__ xchgq(rax, rbx);
|
|
|
|
__ xchgq(rbx, rbx);
|
|
|
|
__ xchgq(rbx, Operand(rsp, 12));
|
|
|
|
}
|
|
|
|
|
2016-05-19 00:55:08 +00:00
|
|
|
// cmpxchg.
|
|
|
|
{
|
|
|
|
__ cmpxchgb(Operand(rsp, 12), rax);
|
|
|
|
__ cmpxchgw(Operand(rbx, rcx, times_4, 10000), rax);
|
|
|
|
__ cmpxchgl(Operand(rbx, rcx, times_4, 10000), rax);
|
|
|
|
__ cmpxchgq(Operand(rbx, rcx, times_4, 10000), rax);
|
|
|
|
}
|
|
|
|
|
2020-01-20 17:33:17 +00:00
|
|
|
// xadd.
|
|
|
|
{
|
|
|
|
__ xaddb(Operand(rsp, 12), rax);
|
|
|
|
__ xaddw(Operand(rsp, 12), rax);
|
|
|
|
__ xaddl(Operand(rsp, 12), rax);
|
|
|
|
__ xaddq(Operand(rsp, 12), rax);
|
|
|
|
__ xaddb(Operand(rbx, rcx, times_4, 10000), rax);
|
|
|
|
__ xaddw(Operand(rbx, rcx, times_4, 10000), rax);
|
|
|
|
__ xaddl(Operand(rbx, rcx, times_4, 10000), rax);
|
|
|
|
__ xaddq(Operand(rbx, rcx, times_4, 10000), rax);
|
|
|
|
}
|
|
|
|
|
2016-05-19 00:55:08 +00:00
|
|
|
// lock prefix.
|
|
|
|
{
|
|
|
|
__ lock();
|
|
|
|
__ cmpxchgl(Operand(rsp, 12), rbx);
|
|
|
|
|
|
|
|
__ lock();
|
|
|
|
__ xchgw(rax, Operand(rcx, 8));
|
|
|
|
}
|
|
|
|
|
2011-12-05 08:58:01 +00:00
|
|
|
// Nop instructions
|
|
|
|
for (int i = 0; i < 16; i++) {
|
|
|
|
__ Nop(i);
|
|
|
|
}
|
|
|
|
|
2019-07-18 09:10:30 +00:00
|
|
|
__ mfence();
|
|
|
|
__ lfence();
|
2018-05-09 15:02:15 +00:00
|
|
|
__ pause();
|
2011-12-05 08:58:01 +00:00
|
|
|
__ ret(0);
|
|
|
|
|
|
|
|
CodeDesc desc;
|
2017-05-31 14:00:11 +00:00
|
|
|
assm.GetCode(isolate, &desc);
|
Reland "Reland "[deoptimizer] Change deopt entries into builtins""
This is a reland of fbfa9bf4ec72b1b73a96b70ccb68cd98c321511b
The arm64 was missing proper codegen for CFI, thus sizes were off.
Original change's description:
> Reland "[deoptimizer] Change deopt entries into builtins"
>
> This is a reland of 7f58ced72eb65b6b5530ccabaf2eaebe45bf9d33
>
> It fixes the different exit size emitted on x64/Atom CPUs due to
> performance tuning in TurboAssembler::Call. Additionally, add
> cctests to verify the fixed size exits.
>
> Original change's description:
> > [deoptimizer] Change deopt entries into builtins
> >
> > While the overall goal of this commit is to change deoptimization
> > entries into builtins, there are multiple related things happening:
> >
> > - Deoptimization entries, formerly stubs (i.e. Code objects generated
> > at runtime, guaranteed to be immovable), have been converted into
> > builtins. The major restriction is that we now need to preserve the
> > kRootRegister, which was formerly used on most architectures to pass
> > the deoptimization id. The solution differs based on platform.
> > - Renamed DEOPT_ENTRIES_OR_FOR_TESTING code kind to FOR_TESTING.
> > - Removed heap/ support for immovable Code generation.
> > - Removed the DeserializerData class (no longer needed).
> > - arm64: to preserve 4-byte deopt exits, introduced a new optimization
> > in which the final jump to the deoptimization entry is generated
> > once per Code object, and deopt exits can continue to emit a
> > near-call.
> > - arm,ia32,x64: change to fixed-size deopt exits. This reduces exit
> > sizes by 4/8, 5, and 5 bytes, respectively.
> >
> > On arm the deopt exit size is reduced from 12 (or 16) bytes to 8 bytes
> > by using the same strategy as on arm64 (recalc deopt id from return
> > address). Before:
> >
> > e300a002 movw r10, <id>
> > e59fc024 ldr ip, [pc, <entry offset>]
> > e12fff3c blx ip
> >
> > After:
> >
> > e59acb35 ldr ip, [r10, <entry offset>]
> > e12fff3c blx ip
> >
> > On arm64 the deopt exit size remains 4 bytes (or 8 bytes in same cases
> > with CFI). Additionally, up to 4 builtin jumps are emitted per Code
> > object (max 32 bytes added overhead per Code object). Before:
> >
> > 9401cdae bl <entry offset>
> >
> > After:
> >
> > # eager deoptimization entry jump.
> > f95b1f50 ldr x16, [x26, <eager entry offset>]
> > d61f0200 br x16
> > # lazy deoptimization entry jump.
> > f95b2b50 ldr x16, [x26, <lazy entry offset>]
> > d61f0200 br x16
> > # the deopt exit.
> > 97fffffc bl <eager deoptimization entry jump offset>
> >
> > On ia32 the deopt exit size is reduced from 10 to 5 bytes. Before:
> >
> > bb00000000 mov ebx,<id>
> > e825f5372b call <entry>
> >
> > After:
> >
> > e8ea2256ba call <entry>
> >
> > On x64 the deopt exit size is reduced from 12 to 7 bytes. Before:
> >
> > 49c7c511000000 REX.W movq r13,<id>
> > e8ea2f0700 call <entry>
> >
> > After:
> >
> > 41ff9560360000 call [r13+<entry offset>]
> >
> > Bug: v8:8661,v8:8768
> > Change-Id: I13e30aedc360474dc818fecc528ce87c3bfeed42
> > Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2465834
> > Commit-Queue: Jakob Gruber <jgruber@chromium.org>
> > Reviewed-by: Ross McIlroy <rmcilroy@chromium.org>
> > Reviewed-by: Tobias Tebbi <tebbi@chromium.org>
> > Reviewed-by: Ulan Degenbaev <ulan@chromium.org>
> > Cr-Commit-Position: refs/heads/master@{#70597}
>
> Tbr: ulan@chromium.org, tebbi@chromium.org, rmcilroy@chromium.org
> Bug: v8:8661,v8:8768,chromium:1140165
> Change-Id: Ibcd5c39c58a70bf2b2ac221aa375fc68d495e144
> Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2485506
> Reviewed-by: Jakob Gruber <jgruber@chromium.org>
> Reviewed-by: Tobias Tebbi <tebbi@chromium.org>
> Commit-Queue: Jakob Gruber <jgruber@chromium.org>
> Cr-Commit-Position: refs/heads/master@{#70655}
Tbr: ulan@chromium.org, tebbi@chromium.org, rmcilroy@chromium.org
Bug: v8:8661
Bug: v8:8768
Bug: chromium:1140165
Change-Id: I471cc94fc085e527dc9bfb5a84b96bd907c2333f
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/2488682
Reviewed-by: Jakob Gruber <jgruber@chromium.org>
Commit-Queue: Jakob Gruber <jgruber@chromium.org>
Cr-Commit-Position: refs/heads/master@{#70672}
2020-10-21 05:12:25 +00:00
|
|
|
Handle<Code> code =
|
|
|
|
Factory::CodeBuilder(isolate, desc, CodeKind::FOR_TESTING).Build();
|
2014-04-16 11:50:24 +00:00
|
|
|
USE(code);
|
2011-12-05 08:58:01 +00:00
|
|
|
#ifdef OBJECT_PRINT
|
2018-06-14 12:46:07 +00:00
|
|
|
StdoutStream os;
|
2018-07-12 10:06:42 +00:00
|
|
|
code->Print(os);
|
2018-04-13 22:28:05 +00:00
|
|
|
Address begin = code->raw_instruction_start();
|
|
|
|
Address end = code->raw_instruction_end();
|
|
|
|
disasm::Disassembler::Disassemble(stdout, reinterpret_cast<byte*>(begin),
|
|
|
|
reinterpret_cast<byte*>(end));
|
2011-12-05 08:58:01 +00:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2021-09-23 16:30:22 +00:00
|
|
|
constexpr int kAssemblerBufferSize = 8192;
|
|
|
|
|
|
|
|
// Helper to package up all the required classes for disassembling into a
|
|
|
|
// buffer using |InstructionDecode|.
|
|
|
|
struct DisassemblerTester {
|
|
|
|
DisassemblerTester()
|
|
|
|
: assm_(AssemblerOptions{},
|
|
|
|
ExternalAssemblerBuffer(buffer_, sizeof(buffer_))),
|
|
|
|
disasm(converter_) {}
|
|
|
|
|
|
|
|
std::string InstructionDecode() {
|
|
|
|
disasm.InstructionDecode(disasm_buffer, buffer_ + prev_offset);
|
|
|
|
return std::string{disasm_buffer.begin()};
|
|
|
|
}
|
|
|
|
|
|
|
|
int pc_offset() { return assm_.pc_offset(); }
|
|
|
|
|
2021-10-01 20:35:37 +00:00
|
|
|
Assembler* assm() { return &assm_; }
|
|
|
|
|
2021-09-23 16:30:22 +00:00
|
|
|
v8::internal::byte buffer_[kAssemblerBufferSize];
|
|
|
|
Assembler assm_;
|
|
|
|
disasm::NameConverter converter_;
|
|
|
|
disasm::Disassembler disasm;
|
|
|
|
base::EmbeddedVector<char, 128> disasm_buffer;
|
|
|
|
int prev_offset = 0;
|
|
|
|
};
|
|
|
|
|
|
|
|
// Helper macro to compare the disassembly of an assembler function call with
|
|
|
|
// the expected disassembly output. We reuse |Assembler|, so we need to keep
|
|
|
|
// track of the offset into |buffer| which the Assembler has used, and
|
|
|
|
// disassemble the instruction at that offset.
|
|
|
|
// Requires a DisassemblerTester named t.
|
|
|
|
#define COMPARE(str, ASM) \
|
|
|
|
t.prev_offset = t.pc_offset(); \
|
|
|
|
t.assm_.ASM; \
|
|
|
|
CHECK_EQ(str, t.InstructionDecode());
|
|
|
|
|
2021-09-09 21:03:41 +00:00
|
|
|
// Tests that compares the checks the disassembly output with an expected
|
|
|
|
// string.
|
2021-09-14 21:01:51 +00:00
|
|
|
UNINITIALIZED_TEST(DisasmX64CheckOutput) {
|
2021-09-23 16:30:22 +00:00
|
|
|
DisassemblerTester t;
|
2021-09-09 21:03:41 +00:00
|
|
|
|
2021-09-15 17:44:42 +00:00
|
|
|
// Short immediate instructions
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48054e61bc00 REX.W add rax,0xbc614e",
|
2021-09-09 21:03:41 +00:00
|
|
|
addq(rax, Immediate(12345678)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480d4e61bc00 REX.W or rax,0xbc614e",
|
2021-09-15 17:44:42 +00:00
|
|
|
orq(rax, Immediate(12345678)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("482d4e61bc00 REX.W sub rax,0xbc614e",
|
2021-09-15 17:44:42 +00:00
|
|
|
subq(rax, Immediate(12345678)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48354e61bc00 REX.W xor rax,0xbc614e",
|
2021-09-15 17:44:42 +00:00
|
|
|
xorq(rax, Immediate(12345678)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48254e61bc00 REX.W and rax,0xbc614e",
|
2021-09-15 17:44:42 +00:00
|
|
|
andq(rax, Immediate(12345678)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("488b1c4c REX.W movq rbx,[rsp+rcx*2]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movq(rbx, Operand(rsp, rcx, times_2, 0))); // [rsp+rcx*2);
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803d3 REX.W addq rdx,rbx", addq(rdx, rbx));
|
|
|
|
COMPARE("480313 REX.W addq rdx,[rbx]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rbx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48035310 REX.W addq rdx,[rbx+0x10]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rbx, 16)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480393cf070000 REX.W addq rdx,[rbx+0x7cf]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rbx, 1999)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480353fc REX.W addq rdx,[rbx-0x4]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rbx, -4)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48039331f8ffff REX.W addq rdx,[rbx-0x7cf]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rbx, -1999)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48031424 REX.W addq rdx,[rsp]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rsp, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803542410 REX.W addq rdx,[rsp+0x10]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rsp, 16)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48039424cf070000 REX.W addq rdx,[rsp+0x7cf]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rsp, 1999)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48035424fc REX.W addq rdx,[rsp-0x4]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rsp, -4)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803942431f8ffff REX.W addq rdx,[rsp-0x7cf]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rsp, -1999)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803348d00000000 REX.W addq rsi,[rcx*4+0x0]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rsi, Operand(rcx, times_4, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803348d18000000 REX.W addq rsi,[rcx*4+0x18]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rsi, Operand(rcx, times_4, 24)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803348dfcffffff REX.W addq rsi,[rcx*4-0x4]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rsi, Operand(rcx, times_4, -4)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803348d31f8ffff REX.W addq rsi,[rcx*4-0x7cf]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rsi, Operand(rcx, times_4, -1999)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48037c8d00 REX.W addq rdi,[rbp+rcx*4+0x0]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdi, Operand(rbp, rcx, times_4, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48037c8d0c REX.W addq rdi,[rbp+rcx*4+0xc]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdi, Operand(rbp, rcx, times_4, 12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48037c8df8 REX.W addq rdi,[rbp+rcx*4-0x8]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdi, Operand(rbp, rcx, times_4, -8)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803bc8d61f0ffff REX.W addq rdi,[rbp+rcx*4-0xf9f]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdi, Operand(rbp, rcx, times_4, -3999)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4883448d0c0c REX.W addq [rbp+rcx*4+0xc],0xc",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(Operand(rbp, rcx, times_4, 12), Immediate(12)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("400fc8 bswapl rax", bswapl(rax));
|
|
|
|
COMPARE("480fcf REX.W bswapq rdi", bswapq(rdi));
|
|
|
|
COMPARE("410fbdc7 bsrl rax,r15", bsrl(rax, r15));
|
|
|
|
COMPARE("440fbd0ccd0f670100 bsrl r9,[rcx*8+0x1670f]",
|
2021-09-15 17:44:42 +00:00
|
|
|
bsrl(r9, Operand(rcx, times_8, 91919)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("90 nop", nop());
|
|
|
|
COMPARE("4883c30c REX.W addq rbx,0xc", addq(rbx, Immediate(12)));
|
|
|
|
COMPARE("4883e203 REX.W andq rdx,0x3", andq(rdx, Immediate(3)));
|
|
|
|
COMPARE("4823542404 REX.W andq rdx,[rsp+0x4]",
|
2021-09-15 17:44:42 +00:00
|
|
|
andq(rdx, Operand(rsp, 4)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4883fa03 REX.W cmpq rdx,0x3", cmpq(rdx, Immediate(3)));
|
|
|
|
COMPARE("483b542404 REX.W cmpq rdx,[rsp+0x4]",
|
2021-09-15 17:44:42 +00:00
|
|
|
cmpq(rdx, Operand(rsp, 4)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48817c8d00e8030000 REX.W cmpq [rbp+rcx*4+0x0],0x3e8",
|
2021-09-15 17:44:42 +00:00
|
|
|
cmpq(Operand(rbp, rcx, times_4, 0), Immediate(1000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("3a5c4d00 cmpb bl,[rbp+rcx*2+0x0]",
|
2021-09-15 17:44:42 +00:00
|
|
|
cmpb(rbx, Operand(rbp, rcx, times_2, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("385c4d00 cmpb [rbp+rcx*2+0x0],bl",
|
2021-09-15 17:44:42 +00:00
|
|
|
cmpb(Operand(rbp, rcx, times_2, 0), rbx));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4883ca03 REX.W orq rdx,0x3", orq(rdx, Immediate(3)));
|
|
|
|
COMPARE("4883f203 REX.W xorq rdx,0x3", xorq(rdx, Immediate(3)));
|
|
|
|
COMPARE("90 nop", nop());
|
|
|
|
COMPARE("0fa2 cpuid", cpuid());
|
|
|
|
COMPARE("0fbe11 movsxbl rdx,[rcx]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movsxbl(rdx, Operand(rcx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480fbe11 REX.W movsxbq rdx,[rcx]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movsxbq(rdx, Operand(rcx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0fbf11 movsxwl rdx,[rcx]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movsxwl(rdx, Operand(rcx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480fbf11 REX.W movsxwq rdx,[rcx]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movsxwq(rdx, Operand(rcx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0fb611 movzxbl rdx,[rcx]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movzxbl(rdx, Operand(rcx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0fb711 movzxwl rdx,[rcx]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movzxwl(rdx, Operand(rcx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0fb611 movzxbl rdx,[rcx]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movzxbq(rdx, Operand(rcx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0fb711 movzxwl rdx,[rcx]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movzxwq(rdx, Operand(rcx, 0)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480fafd1 REX.W imulq rdx,rcx", imulq(rdx, rcx));
|
|
|
|
COMPARE("480fa5ca REX.W shld rdx,rcx,cl", shld(rdx, rcx));
|
|
|
|
COMPARE("480fadca REX.W shrd rdx,rcx,cl", shrd(rdx, rcx));
|
|
|
|
COMPARE("48d1648764 REX.W shlq [rdi+rax*4+0x64], 1",
|
2021-09-15 17:44:42 +00:00
|
|
|
shlq(Operand(rdi, rax, times_4, 100), Immediate(1)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48c164876406 REX.W shlq [rdi+rax*4+0x64], 6",
|
2021-09-15 17:44:42 +00:00
|
|
|
shlq(Operand(rdi, rax, times_4, 100), Immediate(6)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("49d127 REX.W shlq [r15], 1",
|
2021-09-15 17:44:42 +00:00
|
|
|
shlq(Operand(r15, 0), Immediate(1)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("49c12706 REX.W shlq [r15], 6",
|
2021-09-15 17:44:42 +00:00
|
|
|
shlq(Operand(r15, 0), Immediate(6)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("49d327 REX.W shlq [r15], cl",
|
|
|
|
shlq_cl(Operand(r15, 0)));
|
|
|
|
COMPARE("49d327 REX.W shlq [r15], cl",
|
|
|
|
shlq_cl(Operand(r15, 0)));
|
|
|
|
COMPARE("48d3648764 REX.W shlq [rdi+rax*4+0x64], cl",
|
2021-09-15 17:44:42 +00:00
|
|
|
shlq_cl(Operand(rdi, rax, times_4, 100)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48d3648764 REX.W shlq [rdi+rax*4+0x64], cl",
|
2021-09-15 17:44:42 +00:00
|
|
|
shlq_cl(Operand(rdi, rax, times_4, 100)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48d1e2 REX.W shlq rdx, 1", shlq(rdx, Immediate(1)));
|
|
|
|
COMPARE("48c1e206 REX.W shlq rdx, 6", shlq(rdx, Immediate(6)));
|
|
|
|
COMPARE("d1648764 shll [rdi+rax*4+0x64], 1",
|
2021-09-15 17:44:42 +00:00
|
|
|
shll(Operand(rdi, rax, times_4, 100), Immediate(1)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("c164876406 shll [rdi+rax*4+0x64], 6",
|
2021-09-15 17:44:42 +00:00
|
|
|
shll(Operand(rdi, rax, times_4, 100), Immediate(6)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("41d127 shll [r15], 1",
|
2021-09-15 17:44:42 +00:00
|
|
|
shll(Operand(r15, 0), Immediate(1)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("41c12706 shll [r15], 6",
|
2021-09-15 17:44:42 +00:00
|
|
|
shll(Operand(r15, 0), Immediate(6)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("41d327 shll [r15], cl", shll_cl(Operand(r15, 0)));
|
|
|
|
COMPARE("41d327 shll [r15], cl", shll_cl(Operand(r15, 0)));
|
|
|
|
COMPARE("d3648764 shll [rdi+rax*4+0x64], cl",
|
2021-09-15 17:44:42 +00:00
|
|
|
shll_cl(Operand(rdi, rax, times_4, 100)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("d3648764 shll [rdi+rax*4+0x64], cl",
|
2021-09-15 17:44:42 +00:00
|
|
|
shll_cl(Operand(rdi, rax, times_4, 100)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("d1e2 shll rdx, 1", shll(rdx, Immediate(1)));
|
|
|
|
COMPARE("c1e206 shll rdx, 6", shll(rdx, Immediate(6)));
|
|
|
|
COMPARE("480fa30a REX.W bt [rdx],rcx,cl",
|
2021-09-15 17:44:42 +00:00
|
|
|
btq(Operand(rdx, 0), rcx));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480fab0a REX.W bts [rdx],rcx",
|
|
|
|
btsq(Operand(rdx, 0), rcx));
|
|
|
|
COMPARE("480fab0c8b REX.W bts [rbx+rcx*4],rcx",
|
2021-09-15 17:44:42 +00:00
|
|
|
btsq(Operand(rbx, rcx, times_4, 0), rcx));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480fbae90d REX.W bts rcx,13", btsq(rcx, Immediate(13)));
|
|
|
|
COMPARE("480fbaf10d REX.W btr rcx,13", btrq(rcx, Immediate(13)));
|
|
|
|
COMPARE("6a0c push 0xc", pushq(Immediate(12)));
|
|
|
|
COMPARE("68a05b0000 push 0x5ba0", pushq(Immediate(23456)));
|
|
|
|
COMPARE("51 push rcx", pushq(rcx));
|
|
|
|
COMPARE("56 push rsi", pushq(rsi));
|
|
|
|
COMPARE("ff75f0 push [rbp-0x10]",
|
2021-09-15 17:44:42 +00:00
|
|
|
pushq(Operand(rbp, StandardFrameConstants::kFunctionOffset)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("ff348b push [rbx+rcx*4]",
|
2021-09-15 17:44:42 +00:00
|
|
|
pushq(Operand(rbx, rcx, times_4, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("ff348b push [rbx+rcx*4]",
|
2021-09-15 17:44:42 +00:00
|
|
|
pushq(Operand(rbx, rcx, times_4, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("ffb48b10270000 push [rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
pushq(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("5a pop rdx", popq(rdx));
|
|
|
|
COMPARE("58 pop rax", popq(rax));
|
|
|
|
COMPARE("8f048b pop [rbx+rcx*4]",
|
2021-09-15 17:44:42 +00:00
|
|
|
popq(Operand(rbx, rcx, times_4, 0)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803542410 REX.W addq rdx,[rsp+0x10]",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(rdx, Operand(rsp, 16)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4803d1 REX.W addq rdx,rcx", addq(rdx, rcx));
|
|
|
|
COMPARE("8a11 movb dl,[rcx]", movb(rdx, Operand(rcx, 0)));
|
|
|
|
COMPARE("b106 movb cl,6", movb(rcx, Immediate(6)));
|
|
|
|
COMPARE("88542410 movb [rsp+0x10],dl",
|
|
|
|
movb(Operand(rsp, 16), rdx));
|
|
|
|
COMPARE("6689542410 movw [rsp+0x10],rdx",
|
2021-09-15 17:44:42 +00:00
|
|
|
movw(Operand(rsp, 16), rdx));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("90 nop", nop());
|
|
|
|
COMPARE("480fbf54240c REX.W movsxwq rdx,[rsp+0xc]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movsxwq(rdx, Operand(rsp, 12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480fbe54240c REX.W movsxbq rdx,[rsp+0xc]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movsxbq(rdx, Operand(rsp, 12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("486354240c REX.W movsxlq rdx,[rsp+0xc]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movsxlq(rdx, Operand(rsp, 12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0fb754240c movzxwl rdx,[rsp+0xc]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movzxwq(rdx, Operand(rsp, 12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0fb654240c movzxbl rdx,[rsp+0xc]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movzxbq(rdx, Operand(rsp, 12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("90 nop", nop());
|
|
|
|
COMPARE("48c7c287d61200 REX.W movq rdx,0x12d687",
|
2021-09-15 17:44:42 +00:00
|
|
|
movq(rdx, Immediate(1234567)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("488b54240c REX.W movq rdx,[rsp+0xc]",
|
2021-09-15 17:44:42 +00:00
|
|
|
movq(rdx, Operand(rsp, 12)));
|
|
|
|
COMPARE("48c7848b1027000039300000 REX.W movq [rbx+rcx*4+0x2710],0x3039",
|
|
|
|
movq(Operand(rbx, rcx, times_4, 10000), Immediate(12345)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4889948b10270000 REX.W movq [rbx+rcx*4+0x2710],rdx",
|
2021-09-15 17:44:42 +00:00
|
|
|
movq(Operand(rbx, rcx, times_4, 10000), rdx));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("90 nop", nop());
|
|
|
|
COMPARE("feca decb dl", decb(rdx));
|
|
|
|
COMPARE("fe480a decb [rax+0xa]", decb(Operand(rax, 10)));
|
|
|
|
COMPARE("fe8c8b10270000 decb [rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
decb(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48ffca REX.W decq rdx", decq(rdx));
|
|
|
|
COMPARE("99 cdql", cdq());
|
|
|
|
|
|
|
|
COMPARE("f3ab rep stosl", repstosl());
|
|
|
|
COMPARE("f348ab REX.W rep stosq", repstosq());
|
|
|
|
|
|
|
|
COMPARE("48f7fa REX.W idivq rdx", idivq(rdx));
|
|
|
|
COMPARE("f7e2 mull rdx", mull(rdx));
|
|
|
|
COMPARE("48f7e2 REX.W mulq rdx", mulq(rdx));
|
|
|
|
|
|
|
|
COMPARE("f6da negb rdx", negb(rdx));
|
|
|
|
COMPARE("41f6da negb r10", negb(r10));
|
|
|
|
COMPARE("66f7da negw rdx", negw(rdx));
|
|
|
|
COMPARE("f7da negl rdx", negl(rdx));
|
|
|
|
COMPARE("48f7da REX.W negq rdx", negq(rdx));
|
|
|
|
COMPARE("f65c240c negb [rsp+0xc]", negb(Operand(rsp, 12)));
|
|
|
|
COMPARE("66f75c240c negw [rsp+0xc]", negw(Operand(rsp, 12)));
|
|
|
|
COMPARE("f75c240c negl [rsp+0xc]", negl(Operand(rsp, 12)));
|
|
|
|
COMPARE("f65c240c negb [rsp+0xc]", negb(Operand(rsp, 12)));
|
|
|
|
|
|
|
|
COMPARE("48f7d2 REX.W notq rdx", notq(rdx));
|
|
|
|
COMPARE("4885948b10270000 REX.W testq rdx,[rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
testq(Operand(rbx, rcx, times_4, 10000), rdx));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("486bd10c REX.W imulq rdx,rcx,0xc",
|
2021-09-15 17:44:42 +00:00
|
|
|
imulq(rdx, rcx, Immediate(12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4869d1e8030000 REX.W imulq rdx,rcx,0x3e8",
|
2021-09-15 17:44:42 +00:00
|
|
|
imulq(rdx, rcx, Immediate(1000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480faf948b10270000 REX.W imulq rdx,[rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
imulq(rdx, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("486b948b102700000c REX.W imulq rdx,[rbx+rcx*4+0x2710],0xc",
|
2021-09-15 17:44:42 +00:00
|
|
|
imulq(rdx, Operand(rbx, rcx, times_4, 10000), Immediate(12)));
|
|
|
|
COMPARE("4869948b10270000e8030000 REX.W imulq rdx,[rbx+rcx*4+0x2710],0x3e8",
|
|
|
|
imulq(rdx, Operand(rbx, rcx, times_4, 10000), Immediate(1000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("446bf90c imull r15,rcx,0xc",
|
2021-09-15 17:44:42 +00:00
|
|
|
imull(r15, rcx, Immediate(12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4469f9e8030000 imull r15,rcx,0x3e8",
|
2021-09-15 17:44:42 +00:00
|
|
|
imull(r15, rcx, Immediate(1000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("440fafbc8b10270000 imull r15,[rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
imull(r15, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("446bbc8b102700000c imull r15,[rbx+rcx*4+0x2710],0xc",
|
2021-09-15 17:44:42 +00:00
|
|
|
imull(r15, Operand(rbx, rcx, times_4, 10000), Immediate(12)));
|
|
|
|
COMPARE("4469bc8b10270000e8030000 imull r15,[rbx+rcx*4+0x2710],0x3e8",
|
|
|
|
imull(r15, Operand(rbx, rcx, times_4, 10000), Immediate(1000)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48ffc2 REX.W incq rdx", incq(rdx));
|
|
|
|
COMPARE("48ff848b10270000 REX.W incq [rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
incq(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("ffb48b10270000 push [rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
pushq(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("8f848b10270000 pop [rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
popq(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("ffa48b10270000 jmp [rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
jmp(Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("488d948b10270000 REX.W leaq rdx,[rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
leaq(rdx, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4881ca39300000 REX.W orq rdx,0x3039",
|
2021-09-15 17:44:42 +00:00
|
|
|
orq(rdx, Immediate(12345)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480b948b10270000 REX.W orq rdx,[rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
orq(rdx, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("48d1d2 REX.W rclq rdx, 1", rclq(rdx, Immediate(1)));
|
|
|
|
COMPARE("48c1d207 REX.W rclq rdx, 7", rclq(rdx, Immediate(7)));
|
|
|
|
COMPARE("48d1da REX.W rcrq rdx, 1", rcrq(rdx, Immediate(1)));
|
|
|
|
COMPARE("48c1da07 REX.W rcrq rdx, 7", rcrq(rdx, Immediate(7)));
|
|
|
|
COMPARE("48d1fa REX.W sarq rdx, 1", sarq(rdx, Immediate(1)));
|
|
|
|
COMPARE("48c1fa06 REX.W sarq rdx, 6", sarq(rdx, Immediate(6)));
|
|
|
|
COMPARE("48d3fa REX.W sarq rdx, cl", sarq_cl(rdx));
|
|
|
|
COMPARE("481bd3 REX.W sbbq rdx,rbx", sbbq(rdx, rbx));
|
|
|
|
COMPARE("480fa5da REX.W shld rdx,rbx,cl", shld(rdx, rbx));
|
|
|
|
COMPARE("48d1e2 REX.W shlq rdx, 1", shlq(rdx, Immediate(1)));
|
|
|
|
COMPARE("48c1e206 REX.W shlq rdx, 6", shlq(rdx, Immediate(6)));
|
|
|
|
COMPARE("48d3e2 REX.W shlq rdx, cl", shlq_cl(rdx));
|
|
|
|
COMPARE("480fadda REX.W shrd rdx,rbx,cl", shrd(rdx, rbx));
|
|
|
|
COMPARE("48d1ea REX.W shrq rdx, 1", shrq(rdx, Immediate(1)));
|
|
|
|
COMPARE("48c1ea07 REX.W shrq rdx, 7", shrq(rdx, Immediate(7)));
|
|
|
|
COMPARE("48d3ea REX.W shrq rdx, cl", shrq_cl(rdx));
|
|
|
|
|
|
|
|
COMPARE("4883c30c REX.W addq rbx,0xc", addq(rbx, Immediate(12)));
|
|
|
|
COMPARE("4883848a102700000c REX.W addq [rdx+rcx*4+0x2710],0xc",
|
2021-09-15 17:44:42 +00:00
|
|
|
addq(Operand(rdx, rcx, times_4, 10000), Immediate(12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4881e339300000 REX.W andq rbx,0x3039",
|
2021-09-15 17:44:42 +00:00
|
|
|
andq(rbx, Immediate(12345)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4881fb39300000 REX.W cmpq rbx,0x3039",
|
2021-09-15 17:44:42 +00:00
|
|
|
cmpq(rbx, Immediate(12345)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4883fb0c REX.W cmpq rbx,0xc", cmpq(rbx, Immediate(12)));
|
|
|
|
COMPARE("4883bc8a102700000c REX.W cmpq [rdx+rcx*4+0x2710],0xc",
|
2021-09-15 17:44:42 +00:00
|
|
|
cmpq(Operand(rdx, rcx, times_4, 10000), Immediate(12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("80f864 cmpb al,0x64", cmpb(rax, Immediate(100)));
|
2021-09-15 17:44:42 +00:00
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4881cb39300000 REX.W orq rbx,0x3039",
|
2021-09-15 17:44:42 +00:00
|
|
|
orq(rbx, Immediate(12345)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4883eb0c REX.W subq rbx,0xc", subq(rbx, Immediate(12)));
|
|
|
|
COMPARE("4883ac8a102700000c REX.W subq [rdx+rcx*4+0x2710],0xc",
|
2021-09-15 17:44:42 +00:00
|
|
|
subq(Operand(rdx, rcx, times_4, 10000), Immediate(12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4881f339300000 REX.W xorq rbx,0x3039",
|
2021-09-15 17:44:42 +00:00
|
|
|
xorq(rbx, Immediate(12345)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("486bd10c REX.W imulq rdx,rcx,0xc",
|
2021-09-15 17:44:42 +00:00
|
|
|
imulq(rdx, rcx, Immediate(12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4869d1e8030000 REX.W imulq rdx,rcx,0x3e8",
|
2021-09-15 17:44:42 +00:00
|
|
|
imulq(rdx, rcx, Immediate(1000)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("fc cldl", cld());
|
2021-09-15 17:44:42 +00:00
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("482b948b10270000 REX.W subq rdx,[rbx+rcx*4+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
subq(rdx, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("482bd3 REX.W subq rdx,rbx", subq(rdx, rbx));
|
2021-09-15 17:44:42 +00:00
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("66f7c23930 testw rdx,0x3039",
|
|
|
|
testq(rdx, Immediate(12345)));
|
|
|
|
COMPARE("488594cb10270000 REX.W testq rdx,[rbx+rcx*8+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
testq(Operand(rbx, rcx, times_8, 10000), rdx));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("849459e8030000 testb dl,[rcx+rbx*2+0x3e8]",
|
2021-09-15 17:44:42 +00:00
|
|
|
testb(Operand(rcx, rbx, times_2, 1000), rdx));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f640ec9a testb [rax-0x14],0x9a",
|
2021-09-15 17:44:42 +00:00
|
|
|
testb(Operand(rax, -20), Immediate(0x9A)));
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("4881f239300000 REX.W xorq rdx,0x3039",
|
2021-09-15 17:44:42 +00:00
|
|
|
xorq(rdx, Immediate(12345)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("483394cb10270000 REX.W xorq rdx,[rbx+rcx*8+0x2710]",
|
2021-09-15 17:44:42 +00:00
|
|
|
xorq(rdx, Operand(rbx, rcx, times_8, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f4 hltl", hlt());
|
|
|
|
COMPARE("cc int3l", int3());
|
|
|
|
COMPARE("c3 retl", ret(0));
|
|
|
|
COMPARE("c20800 ret 0x8", ret(8));
|
2021-09-20 22:45:03 +00:00
|
|
|
|
|
|
|
// 0xD9 instructions
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("d9c1 fld st1", fld(1));
|
|
|
|
COMPARE("d9e8 fld1", fld1());
|
|
|
|
COMPARE("d9ee fldz", fldz());
|
|
|
|
COMPARE("d9eb fldpi", fldpi());
|
|
|
|
COMPARE("d9e1 fabs", fabs());
|
|
|
|
COMPARE("d9e0 fchs", fchs());
|
|
|
|
COMPARE("d9f8 fprem", fprem());
|
|
|
|
COMPARE("d9f5 fprem1", fprem1());
|
|
|
|
COMPARE("d9f7 fincstp", fincstp());
|
|
|
|
COMPARE("d9e4 ftst", ftst());
|
|
|
|
COMPARE("d9cb fxch st3", fxch(3));
|
|
|
|
COMPARE("d9848b10270000 fld_s [rbx+rcx*4+0x2710]",
|
2021-09-20 22:45:03 +00:00
|
|
|
fld_s(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("d99c8b10270000 fstp_s [rbx+rcx*4+0x2710]",
|
2021-09-20 22:45:03 +00:00
|
|
|
fstp_s(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("ddc3 ffree st3", ffree(3));
|
|
|
|
COMPARE("dd848b10270000 fld_d [rbx+rcx*4+0x2710]",
|
2021-09-20 22:45:03 +00:00
|
|
|
fld_d(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("dd9c8b10270000 fstp_d [rbx+rcx*4+0x2710]",
|
2021-09-20 22:45:03 +00:00
|
|
|
fstp_d(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("db848b10270000 fild_s [rbx+rcx*4+0x2710]",
|
2021-09-20 22:45:03 +00:00
|
|
|
fild_s(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("db9c8b10270000 fistp_s [rbx+rcx*4+0x2710]",
|
2021-09-20 22:45:03 +00:00
|
|
|
fistp_s(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("dfac8b10270000 fild_d [rbx+rcx*4+0x2710]",
|
2021-09-20 22:45:03 +00:00
|
|
|
fild_d(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("dfbc8b10270000 fistp_d [rbx+rcx*4+0x2710]",
|
2021-09-20 22:45:03 +00:00
|
|
|
fistp_d(Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("dfe0 fnstsw_ax", fnstsw_ax());
|
|
|
|
COMPARE("dcc3 fadd st3", fadd(3));
|
|
|
|
COMPARE("dceb fsub st3", fsub(3));
|
|
|
|
COMPARE("dccb fmul st3", fmul(3));
|
|
|
|
COMPARE("dcfb fdiv st3", fdiv(3));
|
|
|
|
COMPARE("dec3 faddp st3", faddp(3));
|
|
|
|
COMPARE("deeb fsubp st3", fsubp(3));
|
|
|
|
COMPARE("decb fmulp st3", fmulp(3));
|
|
|
|
COMPARE("defb fdivp st3", fdivp(3));
|
|
|
|
COMPARE("ded9 fcompp", fcompp());
|
|
|
|
COMPARE("9b fwaitl", fwait());
|
|
|
|
COMPARE("d9fc frndint", frndint());
|
|
|
|
COMPARE("dbe3 fninit", fninit());
|
|
|
|
|
|
|
|
COMPARE("480f4000 REX.W cmovoq rax,[rax]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(overflow, rax, Operand(rax, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f414001 REX.W cmovnoq rax,[rax+0x1]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(no_overflow, rax, Operand(rax, 1)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f424002 REX.W cmovcq rax,[rax+0x2]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(below, rax, Operand(rax, 2)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f434003 REX.W cmovncq rax,[rax+0x3]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(above_equal, rax, Operand(rax, 3)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f4403 REX.W cmovzq rax,[rbx]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(equal, rax, Operand(rbx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f454301 REX.W cmovnzq rax,[rbx+0x1]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(not_equal, rax, Operand(rbx, 1)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f464302 REX.W cmovnaq rax,[rbx+0x2]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(below_equal, rax, Operand(rbx, 2)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f474303 REX.W cmovaq rax,[rbx+0x3]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(above, rax, Operand(rbx, 3)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f4801 REX.W cmovsq rax,[rcx]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(sign, rax, Operand(rcx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f494101 REX.W cmovnsq rax,[rcx+0x1]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(not_sign, rax, Operand(rcx, 1)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f4a4102 REX.W cmovpeq rax,[rcx+0x2]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(parity_even, rax, Operand(rcx, 2)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f4b4103 REX.W cmovpoq rax,[rcx+0x3]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(parity_odd, rax, Operand(rcx, 3)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f4c02 REX.W cmovlq rax,[rdx]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(less, rax, Operand(rdx, 0)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f4d4201 REX.W cmovgeq rax,[rdx+0x1]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(greater_equal, rax, Operand(rdx, 1)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f4e4202 REX.W cmovleq rax,[rdx+0x2]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(less_equal, rax, Operand(rdx, 2)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("480f4f4203 REX.W cmovgq rax,[rdx+0x3]",
|
2021-09-24 16:29:32 +00:00
|
|
|
cmovq(greater, rax, Operand(rdx, 3)));
|
2021-09-09 21:03:41 +00:00
|
|
|
}
|
|
|
|
|
2021-09-23 16:30:22 +00:00
|
|
|
// This compares just the disassemble instruction (without the hex).
|
|
|
|
// Requires a |std::string actual| to be in scope.
|
2021-10-04 21:26:52 +00:00
|
|
|
// Hard coded offset of 21, the hex part is 20 bytes, plus a space. If and when
|
2021-09-23 16:30:22 +00:00
|
|
|
// the padding changes, this should be adjusted.
|
2021-10-04 21:26:52 +00:00
|
|
|
constexpr int kHexOffset = 21;
|
2021-09-23 16:30:22 +00:00
|
|
|
#define COMPARE_INSTR(str, ASM) \
|
|
|
|
t.prev_offset = t.pc_offset(); \
|
|
|
|
t.assm_.ASM; \
|
|
|
|
actual = t.InstructionDecode(); \
|
|
|
|
actual = std::string(actual, kHexOffset, actual.size() - kHexOffset); \
|
|
|
|
CHECK_EQ(str, actual);
|
|
|
|
|
|
|
|
UNINITIALIZED_TEST(DisasmX64CheckOutputSSE) {
|
|
|
|
DisassemblerTester t;
|
|
|
|
std::string actual;
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f30f2c948b10270000 cvttss2sil rdx,[rbx+rcx*4+0x2710]",
|
2021-09-23 16:30:22 +00:00
|
|
|
cvttss2si(rdx, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f30f2cd1 cvttss2sil rdx,xmm1", cvttss2si(rdx, xmm1));
|
2021-09-23 16:30:22 +00:00
|
|
|
COMPARE("f3480f2a8c8b10270000 REX.W cvtsi2ss xmm1,[rbx+rcx*4+0x2710]",
|
|
|
|
cvtqsi2ss(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f3480f2aca REX.W cvtsi2ss xmm1,rdx", cvtqsi2ss(xmm1, rdx));
|
|
|
|
COMPARE("f3480f5bc1 REX.W cvttps2dq xmm0,xmm1",
|
2021-09-23 16:30:22 +00:00
|
|
|
cvttps2dq(xmm0, xmm1));
|
|
|
|
COMPARE("f3480f5b848b10270000 REX.W cvttps2dq xmm0,[rbx+rcx*4+0x2710]",
|
|
|
|
cvttps2dq(xmm0, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0f28c1 movaps xmm0,xmm1", movaps(xmm0, xmm1));
|
|
|
|
COMPARE("0f28848b10270000 movaps xmm0,[rbx+rcx*4+0x2710]",
|
2021-09-23 16:30:22 +00:00
|
|
|
movaps(xmm0, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("66480f6f44240c REX.W movdqa xmm0,[rsp+0xc]",
|
2021-09-23 16:30:22 +00:00
|
|
|
movdqa(xmm0, Operand(rsp, 12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("66480f7f44240c REX.W movdqa [rsp+0xc],xmm0",
|
2021-09-23 16:30:22 +00:00
|
|
|
movdqa(Operand(rsp, 12), xmm0));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f3480f6f44240c REX.W movdqu xmm0,[rsp+0xc]",
|
2021-09-23 16:30:22 +00:00
|
|
|
movdqu(xmm0, Operand(rsp, 12)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f3480f7f44240c REX.W movdqu [rsp+0xc],xmm0",
|
2021-09-23 16:30:22 +00:00
|
|
|
movdqu(Operand(rsp, 12), xmm0));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f3480f6fc8 REX.W movdqu xmm1,xmm0", movdqu(xmm1, xmm0));
|
|
|
|
COMPARE("0f12e9 movhlps xmm5,xmm1", movhlps(xmm5, xmm1));
|
|
|
|
COMPARE("440f12848b10270000 movlps xmm8,[rbx+rcx*4+0x2710]",
|
2021-09-23 16:30:22 +00:00
|
|
|
movlps(xmm8, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("440f138c8b10270000 movlps [rbx+rcx*4+0x2710],xmm9",
|
2021-09-23 16:30:22 +00:00
|
|
|
movlps(Operand(rbx, rcx, times_4, 10000), xmm9));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0f16e9 movlhps xmm5,xmm1", movlhps(xmm5, xmm1));
|
|
|
|
COMPARE("440f16848b10270000 movhps xmm8,[rbx+rcx*4+0x2710]",
|
2021-09-23 16:30:22 +00:00
|
|
|
movhps(xmm8, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("440f178c8b10270000 movhps [rbx+rcx*4+0x2710],xmm9",
|
2021-09-23 16:30:22 +00:00
|
|
|
movhps(Operand(rbx, rcx, times_4, 10000), xmm9));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("410fc6c100 shufps xmm0, xmm9, 0", shufps(xmm0, xmm9, 0x0));
|
[codegen][x64] Improve code for float to int64
This improves the code generated for float to int64 conversions on x64.
Instead of explicitly checking the input for specific values and
executing conditional jumps, just convert the integer back to a float
and check if this results in the rounded input. The "success value" is
then materialized via vmov + and instead of via branches.
old:
7 c4e1fb2cd9 vcvttsd2siq rbx,xmm1
c ba01000000 movl rdx,0x1
11 49ba000000000000e0c3 REX.W movq r10,0xc3e0000000000000
1b c441f96efa vmovq xmm15,r10
20 c5792ef9 vucomisd xmm15,xmm1
24 7a08 jpe 0x3599421714ee <+0x2e>
26 7408 jz 0x3599421714f0 <+0x30>
28 4883fb01 REX.W cmpq rbx,0x1
2c 7102 jno 0x3599421714f0 <+0x30>
2e 33d2 xorl rdx,rdx
new:
7 c463010bf90b vroundsd xmm15,xmm15,xmm1,0xb
d c4e1fb2cd9 vcvttsd2siq rbx,xmm1
12 c4e1832ac3 vcvtqsi2sd xmm0,xmm15,rbx
17 c4c17bc2c700 vcmpss xmm0,xmm0,xmm15, (eq)
1d c4e1f97ec2 vmovq rdx,xmm0
22 83e201 andl rdx,0x1
A follow-up step would be to replace the explicitly materialized success
value by a direct jump to the code handling the error case, but that
requires more rewrite in TurboFan.
R=tebbi@chromium.org
Bug: v8:10005
Change-Id: Iaedc3f395fb3a8c11c936faa8c6e55c2dfe86cd9
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/3560434
Reviewed-by: Tobias Tebbi <tebbi@chromium.org>
Commit-Queue: Clemens Backes <clemensb@chromium.org>
Cr-Commit-Position: refs/heads/main@{#79854}
2022-04-04 09:17:39 +00:00
|
|
|
COMPARE("f30fc2c100 cmpeqss xmm0,xmm1", cmpeqss(xmm0, xmm1));
|
|
|
|
COMPARE("f20fc2c100 cmpeqsd xmm0,xmm1", cmpeqsd(xmm0, xmm1));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("0f2ec1 ucomiss xmm0,xmm1", ucomiss(xmm0, xmm1));
|
|
|
|
COMPARE("0f2e848b10270000 ucomiss xmm0,[rbx+rcx*4+0x2710]",
|
2021-09-23 16:30:22 +00:00
|
|
|
ucomiss(xmm0, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("410f50d1 movmskps rdx,xmm9", movmskps(rdx, xmm9));
|
2021-09-23 16:30:22 +00:00
|
|
|
|
|
|
|
std::string exp;
|
|
|
|
|
|
|
|
#define COMPARE_SSE_INSTR(instruction, _, __) \
|
|
|
|
exp = #instruction " xmm1,xmm0"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm1, xmm0)); \
|
|
|
|
exp = #instruction " xmm1,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSE_BINOP_INSTRUCTION_LIST(COMPARE_SSE_INSTR)
|
|
|
|
SSE_UNOP_INSTRUCTION_LIST(COMPARE_SSE_INSTR)
|
|
|
|
#undef COMPARE_SSE_INSTR
|
|
|
|
|
|
|
|
#define COMPARE_SSE_INSTR(instruction, _, __, ___) \
|
|
|
|
exp = #instruction " xmm1,xmm0"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm1, xmm0)); \
|
|
|
|
exp = #instruction " xmm1,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSE_INSTRUCTION_LIST_SS(COMPARE_SSE_INSTR)
|
|
|
|
#undef COMPARE_SSE_INSTR
|
|
|
|
}
|
|
|
|
|
2021-09-23 22:30:45 +00:00
|
|
|
UNINITIALIZED_TEST(DisasmX64CheckOutputSSE2) {
|
|
|
|
DisassemblerTester t;
|
|
|
|
std::string actual, exp;
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f30fe6dc cvtdq2pd xmm3,xmm4", cvtdq2pd(xmm3, xmm4));
|
|
|
|
COMPARE("f20f2c948b10270000 cvttsd2sil rdx,[rbx+rcx*4+0x2710]",
|
2021-09-23 22:30:45 +00:00
|
|
|
cvttsd2si(rdx, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f20f2cd1 cvttsd2sil rdx,xmm1", cvttsd2si(rdx, xmm1));
|
|
|
|
COMPARE("f2480f2cd1 REX.W cvttsd2siq rdx,xmm1",
|
2021-09-23 22:30:45 +00:00
|
|
|
cvttsd2siq(rdx, xmm1));
|
|
|
|
COMPARE("f2480f2c948b10270000 REX.W cvttsd2siq rdx,[rbx+rcx*4+0x2710]",
|
|
|
|
cvttsd2siq(rdx, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f20f2a8c8b10270000 cvtsi2sd xmm1,[rbx+rcx*4+0x2710]",
|
2021-09-23 22:30:45 +00:00
|
|
|
cvtlsi2sd(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f20f2aca cvtsi2sd xmm1,rdx", cvtlsi2sd(xmm1, rdx));
|
2021-09-23 22:30:45 +00:00
|
|
|
COMPARE("f2480f2a8c8b10270000 REX.W cvtsi2sd xmm1,[rbx+rcx*4+0x2710]",
|
|
|
|
cvtqsi2sd(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f2480f2aca REX.W cvtsi2sd xmm1,rdx", cvtqsi2sd(xmm1, rdx));
|
|
|
|
COMPARE("f3410f5ac9 cvtss2sd xmm1,xmm9", cvtss2sd(xmm1, xmm9));
|
|
|
|
COMPARE("f30f5a8c8b10270000 cvtss2sd xmm1,[rbx+rcx*4+0x2710]",
|
2021-09-23 22:30:45 +00:00
|
|
|
cvtss2sd(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f2410f2dd1 cvtsd2sil rdx,xmm9", cvtsd2si(rdx, xmm9));
|
|
|
|
COMPARE("f2490f2dd1 REX.W cvtsd2siq rdx,xmm9",
|
|
|
|
cvtsd2siq(rdx, xmm9););
|
2021-09-23 22:30:45 +00:00
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f20f108c8b10270000 movsd xmm1,[rbx+rcx*4+0x2710]",
|
2021-09-23 22:30:45 +00:00
|
|
|
movsd(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f20f118c8b10270000 movsd [rbx+rcx*4+0x2710],xmm1",
|
2021-09-23 22:30:45 +00:00
|
|
|
movsd(Operand(rbx, rcx, times_4, 10000), xmm1));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("660f10848b10270000 movupd xmm0,[rbx+rcx*4+0x2710]",
|
2021-09-23 22:30:45 +00:00
|
|
|
movupd(xmm0, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("660f11848b10270000 movupd [rbx+rcx*4+0x2710],xmm0",
|
2021-09-23 22:30:45 +00:00
|
|
|
movupd(Operand(rbx, rcx, times_4, 10000), xmm0));
|
|
|
|
COMPARE("66480f6f848b10270000 REX.W movdqa xmm0,[rbx+rcx*4+0x2710]",
|
|
|
|
movdqa(xmm0, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("66480f7f848b10270000 REX.W movdqa [rbx+rcx*4+0x2710],xmm0",
|
|
|
|
movdqa(Operand(rbx, rcx, times_4, 10000), xmm0));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("66480f7fc8 REX.W movdqa xmm0,xmm1", movdqa(xmm0, xmm1));
|
|
|
|
COMPARE("660f2ec1 ucomisd xmm0,xmm1", ucomisd(xmm0, xmm1));
|
2021-09-23 22:30:45 +00:00
|
|
|
COMPARE("66440f2e849310270000 ucomisd xmm8,[rbx+rdx*4+0x2710]",
|
|
|
|
ucomisd(xmm8, Operand(rbx, rdx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f2410fc2db01 cmpltsd xmm3,xmm11", cmpltsd(xmm3, xmm11));
|
|
|
|
COMPARE("66410f50d1 movmskpd rdx,xmm9", movmskpd(rdx, xmm9));
|
|
|
|
COMPARE("66410fd7d1 pmovmskb r9,xmm2", pmovmskb(rdx, xmm9));
|
|
|
|
COMPARE("660f76c8 pcmpeqd xmm1,xmm0", pcmpeqd(xmm1, xmm0));
|
|
|
|
COMPARE("66410f62cb punpckldq xmm1,xmm11", punpckldq(xmm1, xmm11));
|
|
|
|
COMPARE("660f626a04 punpckldq xmm5,[rdx+0x4]",
|
2021-09-23 22:30:45 +00:00
|
|
|
punpckldq(xmm5, Operand(rdx, 4)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("66450f6ac7 punpckhdq xmm8,xmm15", punpckhdq(xmm8, xmm15));
|
|
|
|
COMPARE("f20f70d403 pshuflw xmm2,xmm4,3", pshuflw(xmm2, xmm4, 3));
|
|
|
|
COMPARE("f3410f70c906 pshufhw xmm1,xmm9, 6", pshufhw(xmm1, xmm9, 6));
|
2021-09-23 22:30:45 +00:00
|
|
|
|
|
|
|
#define COMPARE_SSE2_INSTR(instruction, _, __, ___) \
|
|
|
|
exp = #instruction " xmm1,xmm0"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm1, xmm0)); \
|
|
|
|
exp = #instruction " xmm1,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSE2_INSTRUCTION_LIST(COMPARE_SSE2_INSTR)
|
|
|
|
SSE2_UNOP_INSTRUCTION_LIST(COMPARE_SSE2_INSTR)
|
|
|
|
SSE2_INSTRUCTION_LIST_SD(COMPARE_SSE2_INSTR)
|
|
|
|
#undef COMPARE_SSE2_INSTR
|
|
|
|
|
|
|
|
#define COMPARE_SSE2_SHIFT_IMM(instruction, _, __, ___, ____) \
|
|
|
|
exp = #instruction " xmm3,35"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm3, 0xA3));
|
|
|
|
SSE2_INSTRUCTION_LIST_SHIFT_IMM(COMPARE_SSE2_SHIFT_IMM)
|
|
|
|
#undef COMPARE_SSE2_SHIFT_IMM
|
|
|
|
}
|
|
|
|
|
2021-09-24 16:29:54 +00:00
|
|
|
UNINITIALIZED_TEST(DisasmX64CheckOutputSSE3) {
|
|
|
|
if (!CpuFeatures::IsSupported(SSE3)) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
DisassemblerTester t;
|
|
|
|
CpuFeatureScope scope(&t.assm_, SSE3);
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f20f7cc8 haddps xmm1,xmm0", haddps(xmm1, xmm0));
|
|
|
|
COMPARE("f20f7c8c8b10270000 haddps xmm1,[rbx+rcx*4+0x2710]",
|
2021-09-24 16:29:54 +00:00
|
|
|
haddps(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f20ff04a04 lddqu xmm1,[rdx+0x4]",
|
2021-09-24 16:29:54 +00:00
|
|
|
lddqu(xmm1, Operand(rdx, 4)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f20f124805 movddup xmm1,[rax+0x5]",
|
2021-09-24 16:29:54 +00:00
|
|
|
movddup(xmm1, Operand(rax, 5)));
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("f20f12ca movddup xmm1,xmm2", movddup(xmm1, xmm2));
|
|
|
|
COMPARE("f30f16ca movshdup xmm1,xmm2", movshdup(xmm1, xmm2));
|
2021-09-24 16:29:54 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
UNINITIALIZED_TEST(DisasmX64CheckOutputSSSE3) {
|
|
|
|
if (!CpuFeatures::IsSupported(SSSE3)) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
DisassemblerTester t;
|
|
|
|
std::string actual, exp;
|
|
|
|
CpuFeatureScope scope(&t.assm_, SSSE3);
|
|
|
|
|
2021-10-04 21:26:52 +00:00
|
|
|
COMPARE("660f3a0fe905 palignr xmm5,xmm1,0x5", palignr(xmm5, xmm1, 5));
|
|
|
|
COMPARE("660f3a0f6a0405 palignr xmm5,[rdx+0x4],0x5",
|
2021-09-24 16:29:54 +00:00
|
|
|
palignr(xmm5, Operand(rdx, 4), 5));
|
|
|
|
|
|
|
|
#define COMPARE_SSSE3_INSTR(instruction, _, __, ___, ____) \
|
|
|
|
exp = #instruction " xmm5,xmm1"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm5, xmm1)); \
|
2021-10-04 21:26:52 +00:00
|
|
|
exp = #instruction " xmm5,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
2021-09-24 16:29:54 +00:00
|
|
|
SSSE3_INSTRUCTION_LIST(COMPARE_SSSE3_INSTR)
|
|
|
|
SSSE3_UNOP_INSTRUCTION_LIST(COMPARE_SSSE3_INSTR)
|
|
|
|
#undef COMPARE_SSSE3_INSTR
|
|
|
|
}
|
|
|
|
|
2021-10-06 15:49:56 +00:00
|
|
|
UNINITIALIZED_TEST(DisasmX64CheckOutputSSE4_1) {
|
|
|
|
if (!CpuFeatures::IsSupported(SSE4_1)) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
DisassemblerTester t;
|
|
|
|
std::string actual, exp;
|
|
|
|
CpuFeatureScope scope(&t.assm_, SSE4_1);
|
|
|
|
|
|
|
|
COMPARE("660f3a21e97b insertps xmm5,xmm1,0x7b",
|
|
|
|
insertps(xmm5, xmm1, 123));
|
|
|
|
COMPARE("660fc4d101 pinsrw xmm2,rcx,0x1", pinsrw(xmm2, rcx, 1));
|
|
|
|
COMPARE("66490f3a16c401 REX.W pextrq r12,xmm0,1", pextrq(r12, xmm0, 1));
|
|
|
|
COMPARE("66450f3a22c900 pinsrd xmm9,r9,0", pinsrd(xmm9, r9, 0));
|
|
|
|
COMPARE("660f3a22680401 pinsrd xmm5,[rax+0x4],1",
|
|
|
|
pinsrd(xmm5, Operand(rax, 4), 1));
|
|
|
|
COMPARE("664d0f3a22c900 REX.W pinsrq xmm9,r9,0", pinsrq(xmm9, r9, 0));
|
|
|
|
COMPARE("66480f3a22680401 REX.W pinsrq xmm5,[rax+0x4],1",
|
|
|
|
pinsrq(xmm5, Operand(rax, 4), 1));
|
|
|
|
COMPARE("660f3a0ee901 pblendw xmm5,xmm1,0x1", pblendw(xmm5, xmm1, 1));
|
|
|
|
COMPARE("66440f3a0e480401 pblendw xmm9,[rax+0x4],0x1",
|
|
|
|
pblendw(xmm9, Operand(rax, 4), 1));
|
|
|
|
COMPARE("0fc2e901 cmpps xmm5, xmm1, lt", cmpps(xmm5, xmm1, 1));
|
|
|
|
COMPARE("0fc2ac8b1027000001 cmpps xmm5, [rbx+rcx*4+0x2710], lt",
|
|
|
|
cmpps(xmm5, Operand(rbx, rcx, times_4, 10000), 1));
|
|
|
|
COMPARE("0fc2e900 cmpps xmm5, xmm1, eq", cmpeqps(xmm5, xmm1));
|
|
|
|
COMPARE("0fc2ac8b1027000000 cmpps xmm5, [rbx+rcx*4+0x2710], eq",
|
|
|
|
cmpeqps(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("0fc2e901 cmpps xmm5, xmm1, lt", cmpltps(xmm5, xmm1));
|
|
|
|
COMPARE("0fc2ac8b1027000001 cmpps xmm5, [rbx+rcx*4+0x2710], lt",
|
|
|
|
cmpltps(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("0fc2e902 cmpps xmm5, xmm1, le", cmpleps(xmm5, xmm1));
|
|
|
|
COMPARE("0fc2ac8b1027000002 cmpps xmm5, [rbx+rcx*4+0x2710], le",
|
|
|
|
cmpleps(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("0fc2e903 cmpps xmm5, xmm1, unord",
|
|
|
|
cmpunordps(xmm5, xmm1));
|
|
|
|
COMPARE("0fc2ac8b1027000003 cmpps xmm5, [rbx+rcx*4+0x2710], unord",
|
|
|
|
cmpunordps(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("0fc2e904 cmpps xmm5, xmm1, neq", cmpneqps(xmm5, xmm1));
|
|
|
|
COMPARE("0fc2ac8b1027000004 cmpps xmm5, [rbx+rcx*4+0x2710], neq",
|
|
|
|
cmpneqps(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("0fc2e905 cmpps xmm5, xmm1, nlt", cmpnltps(xmm5, xmm1));
|
|
|
|
COMPARE("0fc2ac8b1027000005 cmpps xmm5, [rbx+rcx*4+0x2710], nlt",
|
|
|
|
cmpnltps(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("0fc2e906 cmpps xmm5, xmm1, nle", cmpnleps(xmm5, xmm1));
|
|
|
|
COMPARE("0fc2ac8b1027000006 cmpps xmm5, [rbx+rcx*4+0x2710], nle",
|
|
|
|
cmpnleps(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("660fc2e901 cmppd xmm5,xmm1, (lt)", cmppd(xmm5, xmm1, 1));
|
|
|
|
COMPARE("660fc2ac8b1027000001 cmppd xmm5,[rbx+rcx*4+0x2710], (lt)",
|
|
|
|
cmppd(xmm5, Operand(rbx, rcx, times_4, 10000), 1));
|
|
|
|
COMPARE("660fc2e900 cmppd xmm5,xmm1, (eq)", cmpeqpd(xmm5, xmm1));
|
|
|
|
COMPARE("660fc2ac8b1027000000 cmppd xmm5,[rbx+rcx*4+0x2710], (eq)",
|
|
|
|
cmpeqpd(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("660fc2e901 cmppd xmm5,xmm1, (lt)", cmpltpd(xmm5, xmm1));
|
|
|
|
COMPARE("660fc2ac8b1027000001 cmppd xmm5,[rbx+rcx*4+0x2710], (lt)",
|
|
|
|
cmpltpd(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("660fc2e902 cmppd xmm5,xmm1, (le)", cmplepd(xmm5, xmm1));
|
|
|
|
COMPARE("660fc2ac8b1027000002 cmppd xmm5,[rbx+rcx*4+0x2710], (le)",
|
|
|
|
cmplepd(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("660fc2e903 cmppd xmm5,xmm1, (unord)",
|
|
|
|
cmpunordpd(xmm5, xmm1));
|
|
|
|
COMPARE("660fc2ac8b1027000003 cmppd xmm5,[rbx+rcx*4+0x2710], (unord)",
|
|
|
|
cmpunordpd(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("660fc2e904 cmppd xmm5,xmm1, (neq)", cmpneqpd(xmm5, xmm1));
|
|
|
|
COMPARE("660fc2ac8b1027000004 cmppd xmm5,[rbx+rcx*4+0x2710], (neq)",
|
|
|
|
cmpneqpd(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("660fc2e905 cmppd xmm5,xmm1, (nlt)", cmpnltpd(xmm5, xmm1));
|
|
|
|
COMPARE("660fc2ac8b1027000005 cmppd xmm5,[rbx+rcx*4+0x2710], (nlt)",
|
|
|
|
cmpnltpd(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("660fc2e906 cmppd xmm5,xmm1, (nle)", cmpnlepd(xmm5, xmm1));
|
|
|
|
COMPARE("660fc2ac8b1027000006 cmppd xmm5,[rbx+rcx*4+0x2710], (nle)",
|
|
|
|
cmpnlepd(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
|
|
|
|
COMPARE("0f10e9 movups xmm5,xmm1", movups(xmm5, xmm1));
|
|
|
|
COMPARE("0f106a04 movups xmm5,[rdx+0x4]",
|
|
|
|
movups(xmm5, Operand(rdx, 4)));
|
|
|
|
COMPARE("0f116a04 movups [rdx+0x4],xmm5",
|
|
|
|
movups(Operand(rdx, 4), xmm5));
|
|
|
|
COMPARE("660f3840e9 pmulld xmm5,xmm1", pmulld(xmm5, xmm1));
|
|
|
|
COMPARE("660f38406a04 pmulld xmm5,[rdx+0x4]",
|
|
|
|
pmulld(xmm5, Operand(rdx, 4)));
|
|
|
|
COMPARE("660fd5e9 pmullw xmm5,xmm1", pmullw(xmm5, xmm1));
|
|
|
|
COMPARE("660fd56a04 pmullw xmm5,[rdx+0x4]",
|
|
|
|
pmullw(xmm5, Operand(rdx, 4)));
|
|
|
|
COMPARE("660ff4e9 pmuludq xmm5,xmm1", pmuludq(xmm5, xmm1));
|
|
|
|
COMPARE("660ff46a04 pmuludq xmm5,[rdx+0x4]",
|
|
|
|
pmuludq(xmm5, Operand(rdx, 4)));
|
|
|
|
COMPARE("660f73dd7b psrlq xmm5,123", psrldq(xmm5, 123));
|
|
|
|
COMPARE("660f70e903 pshufd xmm5,xmm1,0x3", pshufd(xmm5, xmm1, 3));
|
|
|
|
COMPARE("660f5be9 cvtps2dq xmm5,xmm1", cvtps2dq(xmm5, xmm1));
|
|
|
|
COMPARE("660f5b6a04 cvtps2dq xmm5,[rdx+0x4]",
|
|
|
|
cvtps2dq(xmm5, Operand(rdx, 4)));
|
|
|
|
COMPARE("0f5be9 cvtdq2ps xmm5,xmm1", cvtdq2ps(xmm5, xmm1));
|
|
|
|
COMPARE("0f5b6a04 cvtdq2ps xmm5,[rdx+0x4]",
|
|
|
|
cvtdq2ps(xmm5, Operand(rdx, 4)));
|
|
|
|
COMPARE("660f3810e9 pblendvb xmm5,xmm1,<xmm0>",
|
|
|
|
pblendvb(xmm5, xmm1));
|
|
|
|
COMPARE("660f3814e9 blendvps xmm5,xmm1,<xmm0>",
|
|
|
|
blendvps(xmm5, xmm1));
|
|
|
|
COMPARE("660f38146a04 blendvps xmm5,[rdx+0x4],<xmm0>",
|
|
|
|
blendvps(xmm5, Operand(rdx, 4)));
|
|
|
|
COMPARE("660f3815e9 blendvpd xmm5,xmm1,<xmm0>",
|
|
|
|
blendvpd(xmm5, xmm1));
|
|
|
|
COMPARE("660f38156a04 blendvpd xmm5,[rdx+0x4],<xmm0>",
|
|
|
|
blendvpd(xmm5, Operand(rdx, 4)));
|
|
|
|
COMPARE("66440f3a08c30a roundps xmm8,xmm3,0x2",
|
|
|
|
roundps(xmm8, xmm3, kRoundUp));
|
|
|
|
COMPARE("66440f3a09c308 roundpd xmm8,xmm3,0x0",
|
|
|
|
roundpd(xmm8, xmm3, kRoundToNearest));
|
|
|
|
COMPARE("66440f3a0ac309 roundss xmm8,xmm3,0x1",
|
|
|
|
roundss(xmm8, xmm3, kRoundDown));
|
[codegen][x64] Improve code for float to int64
This improves the code generated for float to int64 conversions on x64.
Instead of explicitly checking the input for specific values and
executing conditional jumps, just convert the integer back to a float
and check if this results in the rounded input. The "success value" is
then materialized via vmov + and instead of via branches.
old:
7 c4e1fb2cd9 vcvttsd2siq rbx,xmm1
c ba01000000 movl rdx,0x1
11 49ba000000000000e0c3 REX.W movq r10,0xc3e0000000000000
1b c441f96efa vmovq xmm15,r10
20 c5792ef9 vucomisd xmm15,xmm1
24 7a08 jpe 0x3599421714ee <+0x2e>
26 7408 jz 0x3599421714f0 <+0x30>
28 4883fb01 REX.W cmpq rbx,0x1
2c 7102 jno 0x3599421714f0 <+0x30>
2e 33d2 xorl rdx,rdx
new:
7 c463010bf90b vroundsd xmm15,xmm15,xmm1,0xb
d c4e1fb2cd9 vcvttsd2siq rbx,xmm1
12 c4e1832ac3 vcvtqsi2sd xmm0,xmm15,rbx
17 c4c17bc2c700 vcmpss xmm0,xmm0,xmm15, (eq)
1d c4e1f97ec2 vmovq rdx,xmm0
22 83e201 andl rdx,0x1
A follow-up step would be to replace the explicitly materialized success
value by a direct jump to the code handling the error case, but that
requires more rewrite in TurboFan.
R=tebbi@chromium.org
Bug: v8:10005
Change-Id: Iaedc3f395fb3a8c11c936faa8c6e55c2dfe86cd9
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/3560434
Reviewed-by: Tobias Tebbi <tebbi@chromium.org>
Commit-Queue: Clemens Backes <clemensb@chromium.org>
Cr-Commit-Position: refs/heads/main@{#79854}
2022-04-04 09:17:39 +00:00
|
|
|
COMPARE("66440f3a0a420b09 roundss xmm8,[rdx+0xb],0x1",
|
|
|
|
roundss(xmm8, Operand(rdx, 11), kRoundDown));
|
2021-10-06 15:49:56 +00:00
|
|
|
COMPARE("66440f3a0bc309 roundsd xmm8,xmm3,0x1",
|
|
|
|
roundsd(xmm8, xmm3, kRoundDown));
|
[codegen][x64] Improve code for float to int64
This improves the code generated for float to int64 conversions on x64.
Instead of explicitly checking the input for specific values and
executing conditional jumps, just convert the integer back to a float
and check if this results in the rounded input. The "success value" is
then materialized via vmov + and instead of via branches.
old:
7 c4e1fb2cd9 vcvttsd2siq rbx,xmm1
c ba01000000 movl rdx,0x1
11 49ba000000000000e0c3 REX.W movq r10,0xc3e0000000000000
1b c441f96efa vmovq xmm15,r10
20 c5792ef9 vucomisd xmm15,xmm1
24 7a08 jpe 0x3599421714ee <+0x2e>
26 7408 jz 0x3599421714f0 <+0x30>
28 4883fb01 REX.W cmpq rbx,0x1
2c 7102 jno 0x3599421714f0 <+0x30>
2e 33d2 xorl rdx,rdx
new:
7 c463010bf90b vroundsd xmm15,xmm15,xmm1,0xb
d c4e1fb2cd9 vcvttsd2siq rbx,xmm1
12 c4e1832ac3 vcvtqsi2sd xmm0,xmm15,rbx
17 c4c17bc2c700 vcmpss xmm0,xmm0,xmm15, (eq)
1d c4e1f97ec2 vmovq rdx,xmm0
22 83e201 andl rdx,0x1
A follow-up step would be to replace the explicitly materialized success
value by a direct jump to the code handling the error case, but that
requires more rewrite in TurboFan.
R=tebbi@chromium.org
Bug: v8:10005
Change-Id: Iaedc3f395fb3a8c11c936faa8c6e55c2dfe86cd9
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/3560434
Reviewed-by: Tobias Tebbi <tebbi@chromium.org>
Commit-Queue: Clemens Backes <clemensb@chromium.org>
Cr-Commit-Position: refs/heads/main@{#79854}
2022-04-04 09:17:39 +00:00
|
|
|
COMPARE("66440f3a0b420b09 roundsd xmm8,[rdx+0xb],0x1",
|
|
|
|
roundsd(xmm8, Operand(rdx, 11), kRoundDown));
|
2021-10-06 15:49:56 +00:00
|
|
|
|
|
|
|
#define COMPARE_SSE4_1_INSTR(instruction, _, __, ___, ____) \
|
|
|
|
exp = #instruction " xmm5,xmm1"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm5, xmm1)); \
|
|
|
|
exp = #instruction " xmm5,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSE4_INSTRUCTION_LIST(COMPARE_SSE4_1_INSTR)
|
|
|
|
SSE4_UNOP_INSTRUCTION_LIST(COMPARE_SSE4_1_INSTR)
|
|
|
|
#undef COMPARE_SSSE3_INSTR
|
|
|
|
|
|
|
|
#define COMPARE_SSE4_EXTRACT_INSTR(instruction, _, __, ___, ____) \
|
|
|
|
exp = #instruction " rbx,xmm15,3"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(rbx, xmm15, 3)); \
|
|
|
|
exp = #instruction " [rax+0xa],xmm0,1"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(Operand(rax, 10), xmm0, 1));
|
|
|
|
SSE4_EXTRACT_INSTRUCTION_LIST(COMPARE_SSE4_EXTRACT_INSTR)
|
|
|
|
#undef COMPARE_SSE4_EXTRACT_INSTR
|
|
|
|
}
|
|
|
|
|
2021-10-06 22:59:16 +00:00
|
|
|
UNINITIALIZED_TEST(DisasmX64CheckOutputSSE4_2) {
|
|
|
|
if (!CpuFeatures::IsSupported(SSE4_2)) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
DisassemblerTester t;
|
|
|
|
std::string actual, exp;
|
|
|
|
CpuFeatureScope scope(&t.assm_, SSE4_2);
|
|
|
|
|
|
|
|
#define COMPARE_SSE4_2_INSTR(instruction, _, __, ___, ____) \
|
|
|
|
exp = #instruction " xmm5,xmm1"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm5, xmm1)); \
|
|
|
|
exp = #instruction " xmm5,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, instruction(xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSE4_2_INSTRUCTION_LIST(COMPARE_SSE4_2_INSTR)
|
2021-10-06 23:00:06 +00:00
|
|
|
#undef COMPARE_SSE4_2_INSTR
|
|
|
|
}
|
|
|
|
|
|
|
|
UNINITIALIZED_TEST(DisasmX64CheckOutputAVX) {
|
|
|
|
if (!CpuFeatures::IsSupported(AVX)) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
DisassemblerTester t;
|
|
|
|
std::string actual, exp;
|
|
|
|
CpuFeatureScope scope(&t.assm_, AVX);
|
|
|
|
|
|
|
|
#define COMPARE_AVX_INSTR(instruction, _, __) \
|
|
|
|
exp = "v" #instruction " xmm9,xmm5"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, xmm5)); \
|
|
|
|
exp = "v" #instruction " xmm9,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, Operand(rbx, rcx, times_4, 10000))); \
|
|
|
|
exp = "v" #instruction " ymm9,ymm5"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(ymm9, ymm5)); \
|
|
|
|
exp = "v" #instruction " ymm9,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(ymm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSE_UNOP_INSTRUCTION_LIST(COMPARE_AVX_INSTR)
|
|
|
|
#undef COMPARE_AVX_INSTR
|
|
|
|
|
|
|
|
#define COMPARE_AVX_INSTR(instruction, _, __) \
|
|
|
|
exp = "v" #instruction " xmm9,xmm5,xmm2"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, xmm5, xmm2)); \
|
|
|
|
exp = "v" #instruction " xmm9,xmm5,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR( \
|
|
|
|
exp, v##instruction(xmm9, xmm5, Operand(rbx, rcx, times_4, 10000))); \
|
|
|
|
exp = "v" #instruction " ymm9,ymm5,ymm2"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(ymm9, ymm5, ymm2)); \
|
|
|
|
exp = "v" #instruction " ymm9,ymm5,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR( \
|
|
|
|
exp, v##instruction(ymm9, ymm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSE_BINOP_INSTRUCTION_LIST(COMPARE_AVX_INSTR)
|
|
|
|
#undef COMPARE_AVX_INSTR
|
|
|
|
|
|
|
|
#define COMPARE_AVX_INSTR(instruction, _, __, ___) \
|
|
|
|
exp = "v" #instruction " xmm9,xmm2"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, xmm2)); \
|
|
|
|
exp = "v" #instruction " xmm9,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSE2_UNOP_INSTRUCTION_LIST(COMPARE_AVX_INSTR)
|
|
|
|
#undef COMPARE_AVX_INSTR
|
|
|
|
|
|
|
|
#define COMPARE_AVX_INSTR(instruction, _, __, ___) \
|
|
|
|
exp = "v" #instruction " xmm9,xmm5,xmm2"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, xmm5, xmm2)); \
|
|
|
|
exp = "v" #instruction " xmm9,xmm5,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR( \
|
|
|
|
exp, v##instruction(xmm9, xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSE_INSTRUCTION_LIST_SS(COMPARE_AVX_INSTR)
|
|
|
|
SSE2_INSTRUCTION_LIST(COMPARE_AVX_INSTR)
|
|
|
|
SSE2_INSTRUCTION_LIST_SD(COMPARE_AVX_INSTR)
|
|
|
|
#undef COMPARE_AVX_INSTR
|
|
|
|
|
|
|
|
#define COMPARE_AVX_INSTR(instruction, _, __, ___, ____) \
|
|
|
|
exp = "v" #instruction " xmm9,xmm5,xmm2"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, xmm5, xmm2)); \
|
|
|
|
exp = "v" #instruction " xmm9,xmm5,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR( \
|
|
|
|
exp, v##instruction(xmm9, xmm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSSE3_INSTRUCTION_LIST(COMPARE_AVX_INSTR)
|
|
|
|
SSE4_INSTRUCTION_LIST(COMPARE_AVX_INSTR)
|
|
|
|
SSE4_2_INSTRUCTION_LIST(COMPARE_AVX_INSTR)
|
|
|
|
#undef COMPARE_AVX_INSTR
|
|
|
|
|
|
|
|
#define COMPARE_AVX_INSTR(instruction, _, __, ___, ____) \
|
|
|
|
exp = "v" #instruction " xmm9,xmm2"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, xmm2)); \
|
|
|
|
exp = "v" #instruction " xmm9,[rbx+rcx*4+0x2710]"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
SSSE3_UNOP_INSTRUCTION_LIST(COMPARE_AVX_INSTR)
|
|
|
|
SSE4_UNOP_INSTRUCTION_LIST(COMPARE_AVX_INSTR)
|
|
|
|
#undef COMPARE_AVX_INSTR
|
|
|
|
|
|
|
|
#define COMPARE_AVX_INSTR(instruction, _, __, ___, ____) \
|
|
|
|
exp = "v" #instruction " xmm9,xmm2,21"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(xmm9, xmm2, 21));
|
|
|
|
SSE2_INSTRUCTION_LIST_SHIFT_IMM(COMPARE_AVX_INSTR)
|
|
|
|
#undef COMPARE_AVX_INSTR
|
2021-10-21 17:53:18 +00:00
|
|
|
|
|
|
|
#define COMPARE_AVX_INSTR(instruction, reg) \
|
|
|
|
exp = "v" #instruction " " #reg ",xmm15,0x3"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(rbx, xmm15, 3)); \
|
|
|
|
exp = "v" #instruction " [rax+0xa],xmm15,0x3"; \
|
|
|
|
COMPARE_INSTR(exp, v##instruction(Operand(rax, 10), xmm15, 3));
|
|
|
|
COMPARE_AVX_INSTR(extractps, rbx)
|
|
|
|
COMPARE_AVX_INSTR(pextrb, bl)
|
|
|
|
COMPARE_AVX_INSTR(pextrw, rbx)
|
|
|
|
COMPARE_INSTR("vpextrq rbx,xmm15,0x3", vpextrq(rbx, xmm15, 3));
|
|
|
|
#undef COMPARE_AVX_INSTR
|
2021-10-21 23:36:23 +00:00
|
|
|
|
|
|
|
COMPARE("c58a10f2 vmovss xmm6,xmm14,xmm2",
|
|
|
|
vmovss(xmm6, xmm14, xmm2));
|
|
|
|
COMPARE("c57a108c8b10270000 vmovss xmm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovss(xmm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5fa11848b10270000 vmovss [rbx+rcx*4+0x2710],xmm0",
|
|
|
|
vmovss(Operand(rbx, rcx, times_4, 10000), xmm0));
|
|
|
|
COMPARE("c4417a108ccbf0d8ffff vmovss xmm9,[r11+rcx*8-0x2710]",
|
|
|
|
vmovss(xmm9, Operand(r11, rcx, times_8, -10000)));
|
|
|
|
COMPARE("c4a17a118c8b10270000 vmovss [rbx+r9*4+0x2710],xmm1",
|
|
|
|
vmovss(Operand(rbx, r9, times_4, 10000), xmm1));
|
[codegen][x64] Improve code for float to int64
This improves the code generated for float to int64 conversions on x64.
Instead of explicitly checking the input for specific values and
executing conditional jumps, just convert the integer back to a float
and check if this results in the rounded input. The "success value" is
then materialized via vmov + and instead of via branches.
old:
7 c4e1fb2cd9 vcvttsd2siq rbx,xmm1
c ba01000000 movl rdx,0x1
11 49ba000000000000e0c3 REX.W movq r10,0xc3e0000000000000
1b c441f96efa vmovq xmm15,r10
20 c5792ef9 vucomisd xmm15,xmm1
24 7a08 jpe 0x3599421714ee <+0x2e>
26 7408 jz 0x3599421714f0 <+0x30>
28 4883fb01 REX.W cmpq rbx,0x1
2c 7102 jno 0x3599421714f0 <+0x30>
2e 33d2 xorl rdx,rdx
new:
7 c463010bf90b vroundsd xmm15,xmm15,xmm1,0xb
d c4e1fb2cd9 vcvttsd2siq rbx,xmm1
12 c4e1832ac3 vcvtqsi2sd xmm0,xmm15,rbx
17 c4c17bc2c700 vcmpss xmm0,xmm0,xmm15, (eq)
1d c4e1f97ec2 vmovq rdx,xmm0
22 83e201 andl rdx,0x1
A follow-up step would be to replace the explicitly materialized success
value by a direct jump to the code handling the error case, but that
requires more rewrite in TurboFan.
R=tebbi@chromium.org
Bug: v8:10005
Change-Id: Iaedc3f395fb3a8c11c936faa8c6e55c2dfe86cd9
Reviewed-on: https://chromium-review.googlesource.com/c/v8/v8/+/3560434
Reviewed-by: Tobias Tebbi <tebbi@chromium.org>
Commit-Queue: Clemens Backes <clemensb@chromium.org>
Cr-Commit-Position: refs/heads/main@{#79854}
2022-04-04 09:17:39 +00:00
|
|
|
COMPARE("c532c2c900 vcmpss xmm9,xmm9,xmm1, (eq)",
|
|
|
|
vcmpeqss(xmm9, xmm1));
|
|
|
|
COMPARE("c533c2c900 vcmpsd xmm9,xmm9,xmm1, (eq)",
|
|
|
|
vcmpeqsd(xmm9, xmm1));
|
2021-10-21 23:36:23 +00:00
|
|
|
COMPARE("c5782ec9 vucomiss xmm9,xmm1", vucomiss(xmm9, xmm1));
|
|
|
|
COMPARE("c5782e8453e52a0000 vucomiss xmm8,[rbx+rdx*2+0x2ae5]",
|
|
|
|
vucomiss(xmm8, Operand(rbx, rdx, times_2, 10981)));
|
|
|
|
COMPARE("c5f96eef vmovd xmm5,rdi", vmovd(xmm5, rdi));
|
|
|
|
COMPARE("c5796e8c8b10270000 vmovd xmm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovd(xmm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c4c1797ef1 vmovd r9,xmm6", vmovd(r9, xmm6));
|
|
|
|
COMPARE("c4e1f96eef vmovq xmm5,rdi", vmovq(xmm5, rdi));
|
|
|
|
COMPARE("c461f96e8c8b10270000 vmovq xmm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovq(xmm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c4c1f97ef1 vmovq r9,xmm6", vmovq(r9, xmm6));
|
|
|
|
COMPARE("c58b10f2 vmovsd xmm6,xmm14,xmm2",
|
|
|
|
vmovsd(xmm6, xmm14, xmm2));
|
|
|
|
COMPARE("c57b108c8b10270000 vmovsd xmm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovsd(xmm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5fb11848b10270000 vmovsd [rbx+rcx*4+0x2710],xmm0",
|
|
|
|
vmovsd(Operand(rbx, rcx, times_4, 10000), xmm0));
|
|
|
|
COMPARE("c5f96fe5 vmovdqa xmm4,xmm5", vmovdqa(xmm4, xmm5));
|
|
|
|
COMPARE("c5f96fa48b10270000 vmovdqa xmm4,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovdqa(xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5fd6fe5 vmovdqa ymm4,ymm5", vmovdqa(ymm4, ymm5));
|
|
|
|
COMPARE("c5f96fa48b10270000 vmovdqa xmm4,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovdqa(xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c57a6f8c8b10270000 vmovdqu xmm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovdqu(xmm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5fa7f848b10270000 vmovdqu [rbx+rcx*4+0x2710],xmm0",
|
|
|
|
vmovdqu(Operand(rbx, rcx, times_4, 10000), xmm0));
|
|
|
|
COMPARE("c5fa7fec vmovdqu xmm4,xmm5", vmovdqu(xmm4, xmm5));
|
|
|
|
COMPARE("c57e6f8c8b10270000 vmovdqu ymm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovdqu(ymm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5fe7f848b10270000 vmovdqu [rbx+rcx*4+0x2710],ymm0",
|
|
|
|
vmovdqu(Operand(rbx, rcx, times_4, 10000), ymm0));
|
|
|
|
COMPARE("c5fe7fec vmovdqu ymm4,ymm5", vmovdqu(ymm4, ymm5));
|
|
|
|
COMPARE("c5e012cd vmovhlps xmm1,xmm3,xmm5",
|
|
|
|
vmovhlps(xmm1, xmm3, xmm5));
|
|
|
|
COMPARE("c53012848b10270000 vmovlps xmm8,xmm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovlps(xmm8, xmm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c578138c8b10270000 vmovlps [rbx+rcx*4+0x2710],xmm9",
|
|
|
|
vmovlps(Operand(rbx, rcx, times_4, 10000), xmm9));
|
|
|
|
COMPARE("c5e016cd vmovlhps xmm1,xmm3,xmm5",
|
|
|
|
vmovlhps(xmm1, xmm3, xmm5));
|
|
|
|
COMPARE("c53016848b10270000 vmovhps xmm8,xmm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovhps(xmm8, xmm9, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c57817a48b10270000 vmovhps [rbx+rcx*4+0x2710],xmm12",
|
|
|
|
vmovhps(Operand(rbx, rcx, times_4, 10000), xmm12));
|
|
|
|
COMPARE("c4637908ca0a vroundps xmm9,xmm2,0xa",
|
|
|
|
vroundps(xmm9, xmm2, kRoundUp));
|
|
|
|
COMPARE("c4637909ca08 vroundpd xmm9,xmm2,0x8",
|
|
|
|
vroundpd(xmm9, xmm2, kRoundToNearest));
|
|
|
|
COMPARE("c463710aca09 vroundss xmm9,xmm1,xmm2,0x9",
|
|
|
|
vroundss(xmm9, xmm1, xmm2, kRoundDown));
|
|
|
|
COMPARE("c463610bc009 vroundsd xmm8,xmm3,xmm0,0x9",
|
|
|
|
vroundsd(xmm8, xmm3, xmm0, kRoundDown));
|
|
|
|
COMPARE("c5792ec9 vucomisd xmm9,xmm1", vucomisd(xmm9, xmm1));
|
|
|
|
COMPARE("c5792e8453e52a0000 vucomisd xmm8,[rbx+rdx*2+0x2ae5]",
|
|
|
|
vucomisd(xmm8, Operand(rbx, rdx, times_2, 10981)));
|
|
|
|
COMPARE("c4417ae6cb vcvtdq2pd xmm9,xmm11", vcvtdq2pd(xmm9, xmm11));
|
|
|
|
COMPARE("c4c1325ae3 vcvtss2sd xmm4,xmm9,xmm11",
|
|
|
|
vcvtss2sd(xmm4, xmm9, xmm11));
|
|
|
|
COMPARE("c5b25aa40b10270000 vcvtss2sd xmm4,xmm9,[rbx+rcx*1+0x2710]",
|
|
|
|
vcvtss2sd(xmm4, xmm9, Operand(rbx, rcx, times_1, 10000)));
|
|
|
|
COMPARE("c4c17a5be3 vcvttps2dq xmm4,xmm11",
|
|
|
|
vcvttps2dq(xmm4, xmm11));
|
|
|
|
COMPARE("c5b32ae9 vcvtlsi2sd xmm5,xmm9,rcx",
|
|
|
|
vcvtlsi2sd(xmm5, xmm9, rcx));
|
|
|
|
COMPARE("c421632a8c8b10270000 vcvtlsi2sd xmm9,xmm3,[rbx+r9*4+0x2710]",
|
|
|
|
vcvtlsi2sd(xmm9, xmm3, Operand(rbx, r9, times_4, 10000)));
|
|
|
|
COMPARE("c4c1b32aeb vcvtqsi2sd xmm5,xmm9,r11",
|
|
|
|
vcvtqsi2sd(xmm5, xmm9, r11));
|
|
|
|
COMPARE("c57b2cce vcvttsd2si r9,xmm6", vcvttsd2si(r9, xmm6));
|
|
|
|
COMPARE("c4a17b2c848b10270000 vcvttsd2si rax,[rbx+r9*4+0x2710]",
|
|
|
|
vcvttsd2si(rax, Operand(rbx, r9, times_4, 10000)));
|
|
|
|
COMPARE("c4c1fb2cf9 vcvttsd2siq rdi,xmm9", vcvttsd2siq(rdi, xmm9));
|
|
|
|
COMPARE("c441fb2c849910270000 vcvttsd2siq r8,[r9+rbx*4+0x2710]",
|
|
|
|
vcvttsd2siq(r8, Operand(r9, rbx, times_4, 10000)));
|
|
|
|
COMPARE("c4c17b2df9 vcvtsd2si rdi,xmm9", vcvtsd2si(rdi, xmm9));
|
|
|
|
COMPARE("c4417828d3 vmovaps xmm10,xmm11", vmovaps(xmm10, xmm11));
|
|
|
|
COMPARE("c5f828848b10270000 vmovaps xmm0,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovaps(xmm0, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5f928f8 vmovapd xmm7,xmm0", vmovapd(xmm7, xmm0));
|
|
|
|
COMPARE("c5f910848b10270000 vmovupd xmm0,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovupd(xmm0, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5f911848b10270000 vmovupd [rbx+rcx*4+0x2710],xmm0",
|
|
|
|
vmovupd(Operand(rbx, rcx, times_4, 10000), xmm0));
|
|
|
|
COMPARE("c57950cc vmovmskpd r9,xmm4", vmovmskpd(r9, xmm4));
|
|
|
|
COMPARE("c44179d7d1 vpmovmskb r10,xmm9", vpmovmskb(r10, xmm9));
|
|
|
|
COMPARE("c5f810e9 vmovups xmm5,xmm1", vmovups(xmm5, xmm1));
|
|
|
|
COMPARE("c5f8106a04 vmovups xmm5,[rdx+0x4]",
|
|
|
|
vmovups(xmm5, Operand(rdx, 4)));
|
|
|
|
COMPARE("c5f8116a04 vmovups [rdx+0x4],xmm5",
|
|
|
|
vmovups(Operand(rdx, 4), xmm5));
|
|
|
|
COMPARE("c4c1737cc1 vhaddps xmm0,xmm1,xmm9",
|
|
|
|
vhaddps(xmm0, xmm1, xmm9));
|
|
|
|
COMPARE("c5f37c848b10270000 vhaddps xmm0,xmm1,[rbx+rcx*4+0x2710]",
|
|
|
|
vhaddps(xmm0, xmm1, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5f77cc2 vhaddps ymm0,ymm1,ymm2",
|
|
|
|
vhaddps(ymm0, ymm1, ymm2));
|
|
|
|
COMPARE("c5f77c848b10270000 vhaddps ymm0,ymm1,[rbx+rcx*4+0x2710]",
|
|
|
|
vhaddps(ymm0, ymm1, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c58176c5 vpcmpeqd xmm0,xmm15,xmm5",
|
|
|
|
vpcmpeqd(xmm0, xmm15, xmm5));
|
|
|
|
COMPARE("c57976bc8b10270000 vpcmpeqd xmm15,xmm0,[rbx+rcx*4+0x2710]",
|
|
|
|
vpcmpeqd(xmm15, xmm0, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d8c2e901 vcmpps xmm5,xmm4,xmm1, (lt)",
|
|
|
|
vcmpps(xmm5, xmm4, xmm1, 1));
|
|
|
|
COMPARE("c5d8c2ac8b1027000001 vcmpps xmm5,xmm4,[rbx+rcx*4+0x2710], (lt)",
|
|
|
|
vcmpps(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000), 1));
|
|
|
|
COMPARE("c5d8c2e900 vcmpps xmm5,xmm4,xmm1, (eq)",
|
|
|
|
vcmpeqps(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d8c2ac8b1027000000 vcmpps xmm5,xmm4,[rbx+rcx*4+0x2710], (eq)",
|
|
|
|
vcmpeqps(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d8c2e901 vcmpps xmm5,xmm4,xmm1, (lt)",
|
|
|
|
vcmpltps(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d8c2ac8b1027000001 vcmpps xmm5,xmm4,[rbx+rcx*4+0x2710], (lt)",
|
|
|
|
vcmpltps(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d8c2e902 vcmpps xmm5,xmm4,xmm1, (le)",
|
|
|
|
vcmpleps(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d8c2ac8b1027000002 vcmpps xmm5,xmm4,[rbx+rcx*4+0x2710], (le)",
|
|
|
|
vcmpleps(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d8c2e903 vcmpps xmm5,xmm4,xmm1, (unord)",
|
|
|
|
vcmpunordps(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d8c2ac8b1027000003 vcmpps xmm5,xmm4,[rbx+rcx*4+0x2710], (unord)",
|
|
|
|
vcmpunordps(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d8c2e904 vcmpps xmm5,xmm4,xmm1, (neq)",
|
|
|
|
vcmpneqps(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d8c2ac8b1027000004 vcmpps xmm5,xmm4,[rbx+rcx*4+0x2710], (neq)",
|
|
|
|
vcmpneqps(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d8c2e905 vcmpps xmm5,xmm4,xmm1, (nlt)",
|
|
|
|
vcmpnltps(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d8c2ac8b1027000005 vcmpps xmm5,xmm4,[rbx+rcx*4+0x2710], (nlt)",
|
|
|
|
vcmpnltps(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d8c2e906 vcmpps xmm5,xmm4,xmm1, (nle)",
|
|
|
|
vcmpnleps(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d8c2ac8b1027000006 vcmpps xmm5,xmm4,[rbx+rcx*4+0x2710], (nle)",
|
|
|
|
vcmpnleps(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d8c2e90d vcmpps xmm5,xmm4,xmm1, (ge)",
|
|
|
|
vcmpgeps(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d8c2ac8b102700000d vcmpps xmm5,xmm4,[rbx+rcx*4+0x2710], (ge)",
|
|
|
|
vcmpgeps(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d9c2e901 vcmppd xmm5,xmm4,xmm1, (lt)",
|
|
|
|
vcmppd(xmm5, xmm4, xmm1, 1));
|
|
|
|
COMPARE("c5d9c2ac8b1027000001 vcmppd xmm5,xmm4,[rbx+rcx*4+0x2710], (lt)",
|
|
|
|
vcmppd(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000), 1));
|
|
|
|
COMPARE("c5d9c2e900 vcmppd xmm5,xmm4,xmm1, (eq)",
|
|
|
|
vcmpeqpd(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d9c2ac8b1027000000 vcmppd xmm5,xmm4,[rbx+rcx*4+0x2710], (eq)",
|
|
|
|
vcmpeqpd(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d9c2e901 vcmppd xmm5,xmm4,xmm1, (lt)",
|
|
|
|
vcmpltpd(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d9c2ac8b1027000001 vcmppd xmm5,xmm4,[rbx+rcx*4+0x2710], (lt)",
|
|
|
|
vcmpltpd(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d9c2e902 vcmppd xmm5,xmm4,xmm1, (le)",
|
|
|
|
vcmplepd(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d9c2ac8b1027000002 vcmppd xmm5,xmm4,[rbx+rcx*4+0x2710], (le)",
|
|
|
|
vcmplepd(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d9c2e903 vcmppd xmm5,xmm4,xmm1, (unord)",
|
|
|
|
vcmpunordpd(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d9c2ac8b1027000003 vcmppd xmm5,xmm4,[rbx+rcx*4+0x2710], (unord)",
|
|
|
|
vcmpunordpd(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d9c2e904 vcmppd xmm5,xmm4,xmm1, (neq)",
|
|
|
|
vcmpneqpd(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d9c2ac8b1027000004 vcmppd xmm5,xmm4,[rbx+rcx*4+0x2710], (neq)",
|
|
|
|
vcmpneqpd(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d9c2e905 vcmppd xmm5,xmm4,xmm1, (nlt)",
|
|
|
|
vcmpnltpd(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d9c2ac8b1027000005 vcmppd xmm5,xmm4,[rbx+rcx*4+0x2710], (nlt)",
|
|
|
|
vcmpnltpd(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5d9c2e906 vcmppd xmm5,xmm4,xmm1, (nle)",
|
|
|
|
vcmpnlepd(xmm5, xmm4, xmm1));
|
|
|
|
COMPARE("c5d9c2ac8b1027000006 vcmppd xmm5,xmm4,[rbx+rcx*4+0x2710], (nle)",
|
|
|
|
vcmpnlepd(xmm5, xmm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c4e36921cb01 vinsertps xmm1,xmm2,xmm3,0x1",
|
|
|
|
vinsertps(xmm1, xmm2, xmm3, 1));
|
|
|
|
COMPARE("c4e369218c8b1027000001 vinsertps xmm1,xmm2,[rbx+rcx*4+0x2710],0x1",
|
|
|
|
vinsertps(xmm1, xmm2, Operand(rbx, rcx, times_4, 10000), 1));
|
|
|
|
COMPARE("c5fbf08c8b10270000 vlddqu xmm1,[rbx+rcx*4+0x2710]",
|
|
|
|
vlddqu(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c4e36920c80c vpinsrb xmm1,xmm2,al,0xc",
|
|
|
|
vpinsrb(xmm1, xmm2, rax, 12));
|
|
|
|
COMPARE("c4e369208c8b102700000c vpinsrb xmm1,xmm2,[rbx+rcx*4+0x2710],0xc",
|
|
|
|
vpinsrb(xmm1, xmm2, Operand(rbx, rcx, times_4, 10000), 12));
|
|
|
|
COMPARE("c5e9c4c805 vpinsrw xmm1,xmm2,rax,0x5",
|
|
|
|
vpinsrw(xmm1, xmm2, rax, 5));
|
|
|
|
COMPARE("c5e9c48c8b1027000005 vpinsrw xmm1,xmm2,[rbx+rcx*4+0x2710],0x5",
|
|
|
|
vpinsrw(xmm1, xmm2, Operand(rbx, rcx, times_4, 10000), 5));
|
|
|
|
COMPARE("c4e36922c802 vpinsrd xmm1,xmm2,rax,0x2",
|
|
|
|
vpinsrd(xmm1, xmm2, rax, 2));
|
|
|
|
COMPARE("c4e369228c8b1027000002 vpinsrd xmm1,xmm2,[rbx+rcx*4+0x2710],0x2",
|
|
|
|
vpinsrd(xmm1, xmm2, Operand(rbx, rcx, times_4, 10000), 2));
|
|
|
|
COMPARE("c4e3e922c809 vpinsrq xmm1,xmm2,rax,0x9",
|
|
|
|
vpinsrq(xmm1, xmm2, rax, 9));
|
|
|
|
COMPARE("c4e3e9228c8b1027000009 vpinsrq xmm1,xmm2,[rbx+rcx*4+0x2710],0x9",
|
|
|
|
vpinsrq(xmm1, xmm2, Operand(rbx, rcx, times_4, 10000), 9));
|
|
|
|
COMPARE("c5f970ca55 vpshufd xmm1,xmm2,0x55",
|
|
|
|
vpshufd(xmm1, xmm2, 85));
|
|
|
|
COMPARE("c5f9708c8b1027000055 vpshufd xmm1,[rbx+rcx*4+0x2710],0x55",
|
|
|
|
vpshufd(xmm1, Operand(rbx, rcx, times_4, 10000), 85));
|
|
|
|
COMPARE("c5fb70ca55 vpshuflw xmm1,xmm2,0x55",
|
|
|
|
vpshuflw(xmm1, xmm2, 85));
|
|
|
|
COMPARE("c5fb708c8b1027000055 vpshuflw xmm1,[rbx+rcx*4+0x2710],0x55",
|
|
|
|
vpshuflw(xmm1, Operand(rbx, rcx, times_4, 10000), 85));
|
|
|
|
COMPARE("c5fa70ca55 vpshufhw xmm1,xmm2,0x55",
|
|
|
|
vpshufhw(xmm1, xmm2, 85));
|
|
|
|
COMPARE("c5fa708c8b1027000055 vpshufhw xmm1,[rbx+rcx*4+0x2710],0x55",
|
|
|
|
vpshufhw(xmm1, Operand(rbx, rcx, times_4, 10000), 85));
|
|
|
|
COMPARE("c5e8c6db03 vshufps xmm3,xmm2,xmm3,0x3",
|
|
|
|
vshufps(xmm3, xmm2, xmm3, 3));
|
|
|
|
COMPARE("c4e3690ecb17 vpblendw xmm1,xmm2,xmm3,0x17",
|
|
|
|
vpblendw(xmm1, xmm2, xmm3, 23));
|
|
|
|
COMPARE("c4e3690e8c8b1027000017 vpblendw xmm1,xmm2,[rbx+rcx*4+0x2710],0x17",
|
|
|
|
vpblendw(xmm1, xmm2, Operand(rbx, rcx, times_4, 10000), 23));
|
|
|
|
COMPARE("c4e3690fcb04 vpalignr xmm1,xmm2,xmm3,0x4",
|
|
|
|
vpalignr(xmm1, xmm2, xmm3, 4));
|
|
|
|
COMPARE("c4e3690f8c8b1027000004 vpalignr xmm1,xmm2,[rbx+rcx*4+0x2710],0x4",
|
|
|
|
vpalignr(xmm1, xmm2, Operand(rbx, rcx, times_4, 10000), 4));
|
|
|
|
COMPARE("c4e3694ccb40 vpblendvb xmm1,xmm2,xmm3,xmm4",
|
|
|
|
vpblendvb(xmm1, xmm2, xmm3, xmm4));
|
|
|
|
COMPARE("c4e3694acb40 vblendvps xmm1,xmm2,xmm3,xmm4",
|
|
|
|
vblendvps(xmm1, xmm2, xmm3, xmm4));
|
|
|
|
COMPARE("c4e3694bcb40 vblendvpd xmm1,xmm2,xmm3,xmm4",
|
|
|
|
vblendvpd(xmm1, xmm2, xmm3, xmm4));
|
|
|
|
COMPARE("c5fb12ca vmovddup xmm1,xmm2", vmovddup(xmm1, xmm2));
|
|
|
|
COMPARE("c5fb128c8b10270000 vmovddup xmm1,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovddup(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5fa16ca vmovshdup xmm1,xmm2", vmovshdup(xmm1, xmm2));
|
|
|
|
COMPARE("c4e279188c8b10270000 vbroadcastss xmm1,[rbx+rcx*4+0x2710]",
|
|
|
|
vbroadcastss(xmm1, Operand(rbx, rcx, times_4, 10000)));
|
2021-10-06 22:59:16 +00:00
|
|
|
}
|
|
|
|
|
2021-09-14 21:01:51 +00:00
|
|
|
UNINITIALIZED_TEST(DisasmX64YMMRegister) {
|
2021-09-07 22:14:40 +00:00
|
|
|
if (!CpuFeatures::IsSupported(AVX)) return;
|
2021-10-01 20:35:37 +00:00
|
|
|
DisassemblerTester t;
|
2021-09-07 22:14:40 +00:00
|
|
|
|
2021-10-18 23:08:44 +00:00
|
|
|
{
|
|
|
|
CpuFeatureScope fscope(t.assm(), AVX);
|
|
|
|
|
|
|
|
// Short immediate instructions
|
|
|
|
COMPARE("c5fd6fc1 vmovdqa ymm0,ymm1", vmovdqa(ymm0, ymm1));
|
|
|
|
COMPARE("c5f77cc2 vhaddps ymm0,ymm1,ymm2",
|
|
|
|
vhaddps(ymm0, ymm1, ymm2));
|
|
|
|
COMPARE("c5f77c848b10270000 vhaddps ymm0,ymm1,[rbx+rcx*4+0x2710]",
|
|
|
|
vhaddps(ymm0, ymm1, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c4e27d18bc8b10270000 vbroadcastss ymm7,[rbx+rcx*4+0x2710]",
|
|
|
|
vbroadcastss(ymm7, Operand(rbx, rcx, times_4, 10000)));
|
2021-11-05 16:55:55 +00:00
|
|
|
COMPARE("c5ff12da vmovddup ymm3,ymm2", vmovddup(ymm3, ymm2));
|
|
|
|
COMPARE("c5ff12a48b10270000 vmovddup ymm4,[rbx+rcx*4+0x2710]",
|
|
|
|
vmovddup(ymm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5fe16ca vmovshdup ymm1,ymm2", vmovshdup(ymm1, ymm2));
|
2022-01-06 08:32:13 +00:00
|
|
|
COMPARE("c5f4c6da73 vshufps ymm3,ymm1,ymm2,0x73",
|
|
|
|
vshufps(ymm3, ymm1, ymm2, 115));
|
2022-01-17 10:40:37 +00:00
|
|
|
|
|
|
|
// vcmp
|
|
|
|
COMPARE("c5dcc2e900 vcmpps ymm5,ymm4,ymm1, (eq)",
|
|
|
|
vcmpeqps(ymm5, ymm4, ymm1));
|
|
|
|
COMPARE("c5ddc2ac8b1027000001 vcmppd ymm5,ymm4,[rbx+rcx*4+0x2710], (lt)",
|
|
|
|
vcmpltpd(ymm5, ymm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5ddc2e902 vcmppd ymm5,ymm4,ymm1, (le)",
|
|
|
|
vcmplepd(ymm5, ymm4, ymm1));
|
|
|
|
COMPARE("c5dcc2ac8b1027000003 vcmpps ymm5,ymm4,[rbx+rcx*4+0x2710], (unord)",
|
|
|
|
vcmpunordps(ymm5, ymm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5dcc2e904 vcmpps ymm5,ymm4,ymm1, (neq)",
|
|
|
|
vcmpneqps(ymm5, ymm4, ymm1));
|
|
|
|
COMPARE("c5ddc2ac8b1027000005 vcmppd ymm5,ymm4,[rbx+rcx*4+0x2710], (nlt)",
|
|
|
|
vcmpnltpd(ymm5, ymm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5ddc2ac8b1027000006 vcmppd ymm5,ymm4,[rbx+rcx*4+0x2710], (nle)",
|
|
|
|
vcmpnlepd(ymm5, ymm4, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5dcc2e90d vcmpps ymm5,ymm4,ymm1, (ge)",
|
|
|
|
vcmpgeps(ymm5, ymm4, ymm1));
|
2022-04-19 19:33:06 +00:00
|
|
|
|
|
|
|
// SSE2_UNOP
|
|
|
|
COMPARE("c5fd51ca vsqrtpd ymm1,ymm2", vsqrtpd(ymm1, ymm2));
|
|
|
|
COMPARE("c5fd518c8b10270000 vsqrtpd ymm1,[rbx+rcx*4+0x2710]",
|
|
|
|
vsqrtpd(ymm1, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5fd5adc vcvtpd2ps xmm3,ymm4", vcvtpd2ps(xmm3, ymm4));
|
|
|
|
COMPARE("c5fd5aa48b10270000 vcvtpd2ps xmm4,[rbx+rcx*4+0x2710]",
|
|
|
|
vcvtpd2ps(xmm4, Operand256(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c5fd5bdc vcvtps2dq ymm3,ymm4", vcvtps2dq(ymm3, ymm4));
|
|
|
|
COMPARE("c5fd5bac8b10270000 vcvtps2dq ymm5,[rbx+rcx*4+0x2710]",
|
|
|
|
vcvtps2dq(ymm5, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c4c17de6f8 vcvttpd2dq xmm7,ymm8",
|
|
|
|
vcvttpd2dq(xmm7, ymm8));
|
|
|
|
COMPARE("c57de68c8b10270000 vcvttpd2dq xmm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vcvttpd2dq(xmm9, Operand256(rbx, rcx, times_4, 10000)));
|
2021-10-18 23:08:44 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
if (!CpuFeatures::IsSupported(AVX2)) return;
|
|
|
|
{
|
|
|
|
CpuFeatureScope fscope(t.assm(), AVX2);
|
|
|
|
|
|
|
|
// Short immediate instructions
|
|
|
|
COMPARE("c4e27d18d1 vbroadcastss ymm2,xmm1",
|
|
|
|
vbroadcastss(ymm2, xmm1));
|
|
|
|
COMPARE("c4e27d789c8b10270000 vpbroadcastb ymm3,[rbx+rcx*4+0x2710]",
|
|
|
|
vpbroadcastb(ymm3, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c4e27d79d3 vpbroadcastw ymm2,xmm3",
|
|
|
|
vpbroadcastw(ymm2, xmm3));
|
|
|
|
COMPARE("c4c27d58f8 vpbroadcastd ymm7,xmm8",
|
|
|
|
vpbroadcastd(ymm7, xmm8));
|
|
|
|
COMPARE("c4627d588c8b10270000 vpbroadcastd ymm9,[rbx+rcx*4+0x2710]",
|
|
|
|
vpbroadcastd(ymm9, Operand(rbx, rcx, times_4, 10000)));
|
2021-11-11 22:21:48 +00:00
|
|
|
COMPARE("c4e27d1cca vpabsb ymm1,ymm2", vpabsb(ymm1, ymm2));
|
|
|
|
COMPARE("c4e27d1c9c8b10270000 vpabsb ymm3,[rbx+rcx*4+0x2710]",
|
|
|
|
vpabsb(ymm3, Operand(rbx, rcx, times_4, 10000)));
|
|
|
|
COMPARE("c4e27d1df5 vpabsw ymm6,ymm5", vpabsw(ymm6, ymm5));
|
|
|
|
COMPARE("c4c27d1efa vpabsd ymm7,ymm10", vpabsd(ymm7, ymm10));
|
2021-10-18 23:08:44 +00:00
|
|
|
}
|
2021-09-07 22:14:40 +00:00
|
|
|
}
|
|
|
|
|
2011-12-05 08:58:01 +00:00
|
|
|
#undef __
|
2017-08-11 11:22:28 +00:00
|
|
|
|
|
|
|
} // namespace internal
|
|
|
|
} // namespace v8
|